Testing digital systems defined by high level specifications

The complex of means of verification of the digital systems, including set of techniques of synthesis of tests from the specifications set in languages of high level, focused on the tool means supporting these techniques is considered. Ways of synthesis of tests and the built in means the testings based on additional rules for UML of diagrams and System C models are offered.