Algorithm of trace at VLSI designing

The problem of trace at VLSI design is considered. The algorithm of check planar the count on the basis of procedures of genetic algorithm is applied to its decision. All technological restrictions at trace performance are revealed. The decoder which is carrying out placing of modules on a crystal taking into account technological restrictions for performance of the subsequent connection of modules (trace) is developed.