COMPUTING, TELECOMMUNICATIONS AND CONTROL

EDITORIAL COUNCIL

Head of the editorial council
Prof. Dr. Rafael M. Yusupov (corresponding member of the Russian Academy of Sciences)

Members:
Prof. Dr. Sergey M. Abramov (corresponding member of the Russian Academy of Sciences),
Prof. Dr. Dmitry G. Arseniev,
Prof. Dr. Vladimir V. Voevodin (corresponding member of the Russian Academy of Sciences),
Prof. Dr. Vladimir S. Zaborovskiy,
Prof. Dr. Vladimir N. Kozlov,
Prof. Dr. Alexandr E. Fotiadi,
Prof. Dr. Igor G. Chernorutsky.

EDITORIAL BOARD

Editor-in-chief
Prof. Dr. Alexander S. Korotkov, Peter the Great St. Petersburg Polytechnic University, Russia;

Members:
Assoc. Prof. Dr. Vladimir M. Itsykson, Peter the Great St. Petersburg Polytechnic University, Russia;
Prof. Dr. Philippe Ferrari, Head of the RF and Millimeter-Wave Lab IMEP-LAHC Microelectronics, Electromagnetism and Photonic Institute, Grenoble Alpes University, France;
Prof. Dr. Yevgeni Koucheryavy, Tampere University of Technology, Finland;
Prof. Dr. Fa-Long Luo, Affiliate Full Professor University of Washington, USA, Chief Scientist Micron Technology, Inc., Milpitas, USA, Chairman IEEE SPS Industry DSP Technology Standing Committee;
Prof. Dr. Sergey B. Makarov, Peter the Great St. Petersburg Polytechnic University, Russia;
Prof. Dr. Emil Novakov, IMEP-LAHC Microelectronics, Electromagnetism and Photonic Institute, Grenoble, France;
Prof. Dr. Nikolay N. Prokopenko, Don State Technical University, Rostov-on-Don, Russia;
Prof. Dr. Mikhail G. Putrya, National Research University of Electronic Technology, Moscow, Russia;
Sen. Assoc. Prof. Dr. Evgeny Pyshkin, School of Computer Science and Engineering, University of Aizu, Japan;
Prof. Dr. Viacheslav P. Shkodyrev, Peter the Great St. Petersburg Polytechnic University, Russia;
Prof. Dr. Peter V. Trifonov, Peter the Great St. Petersburg Polytechnic University, Russia;
Prof. Dr. Igor A. Tsitkin, Professor, Peter the Great St. Petersburg Polytechnic University, Russia;
Prof. Dr. Sergey M. Ustinov, Peter the Great St. Petersburg Polytechnic University, Russia;
Prof. Dr. Lev V. Utkin, Peter the Great St. Petersburg Polytechnic University, Russia.

The journal is included in the List of Leading PeerReviewed Scientific Journals and other editions to publish major findings of PhD theses for the research degrees of Doctor of Sciences and Candidate of Sciences.

The journal is indexed by Ulrich’s Periodicals Directory, Google Scholar, EBSCO, ProQuest, Index Copernicus, VINITI RAS Abstract Journal (Referativnyi Zhurnal), VINITI RAS Scientific and Technical Literature Collection, Russian Science Citation Index (RSCI) database © Scientific Electronic Library and Math-Net.ru databases.


No part of this publication may be reproduced without clear reference to the source.

The views of the authors can contradict the views of the Editorial Board.

The address: 195251 Polytekhchnicheskaya Str. 29, St. Petersburg, Russia.

© Peter the Great St. Petersburg Polytechnic University, 2020
Информатика, телекоммуникации и управление

Том 13, № 2
2020
информатика, телекоммуникации и управление

редакционный совет журнала

председатель
юсупов р.м., чл.-кор. ран;

редакционный совет:
абрамов с.м., чл.-кор. ран;
арсеньев д.г., д-р техн. наук, профессор;
воеводин в.в., чл.-кор. ран;
заборовский в.с., д-р техн. наук, профессор;
колес в.в., д-р техн. наук, профессор;
фотиади а.э., д-р физ.-мат. наук, профессор;
черноруцкий и.г., д-р техн. наук, профессор.

редакционная коллегия журнала

Главный редактор
коротков а.с., д-р техн. наук, профессор, Санкт-Петербургский политехнический университет Петра Великого, Россия;

редакционная коллегия:
имысов в.м., канд. техн. наук, доцент, Санкт-Петербургский политехнический университет Петра Великого, Россия;
prof. dr. philippe ferrari, head of the rf and millimeter-wave lab imep-lahc microelectronics, electromagnetism and photonic institute, grenoble alpes university, france;
prof. dr. wolfgang krautschneider, head of nanoelectronics institute, hamburg university of technology, germany;
кучерявый е.а., канд. техн. наук, профессор, tampere university of technology, finland;
prof. dr. fa-long luo, affiliate full professor university of washington, usa, chief scientist micron technology, inc., milpitas, usa, chairman ieee sps industry dsp technology standing committee;
макаров с.б., д-р техн. наук, профессор, Санкт-Петербургский политехнический университет Петра Великого, Россия;
prof. dr. emil novakov, imep-lahc microelectronics, electromagnetism and photonic institute, grenoble, france;
прокопенко н.н., д-р техн. наук, профессор, донской государственный технический университет, г. ростов-на-дону, россия;
путря м.г., д-р техн. наук, профессор, национальный исследовательский университет «московский институт электронной техники», москва, россия;
пышкин е.в., канд. техн. наук, доцент, school of computer science and engineering, university of aizu, japan;
трофонов п.в., д-р техн. наук, доцент, Санкт-Петербургский политехнический университет Петра Великого, Россия;
устинов с.м., д-р техн. наук, профессор, Санкт-Петербургский политехнический университет Петра Великого, Россия;
уткин л.в., д-р техн. наук, профессор, Санкт-Петербургский политехнический университет Петра Великого, Россия;
цыкин и.а., д-р техн. наук, профессор, Санкт-Петербургский политехнический университет Петра Великого, Россия;
шкодырев в.п., д-р техн. наук, профессор, Санкт-Петербургский политехнический университет Петра Великого, Россия.

журнал с 2002 года входит в перечень ведущих рецензируемых научных журналов и изданий, в которых должны быть опубликованы основные результаты диссертаций на соискание ученой степени доктора и кандидата наук.

сведения о публикациях представлены в реферативном журнале виини ран, в международной справочной системе «ulrich’s periodical directory», в базах данных российский индекс научного цитирования (ринц), google scholar, ebsco, math-net.ru, proquest, index copernicus


при перепечатке материалов ссылка на журнал обязательна.
точка зрения редакции может не совпадать с мнением авторов статей.
адрес редакции: Россия, 195251, Санкт-Петербург, ул. Политехническая, д. 29.
тел. редакции (812) 552-62-16.
Contents

Information Technologies

Anufrienko A.Yu. Data processing by end devices in IoT systems ................................................. 7

Circuits and Systems for Receiving, Transmitting, and Signal Processing

Kudriasheva P.A., Davydenko A.S. The impact of GNSS spatial signal processing on position and time measurements ........................................................................................................ 14

Balashov E.V. Top-down design of integrated transceiver: Peculiarity and teaching method using EDA Advanced Design System (ADS) ......................................................................................... 24

Software of Computer, Telecommunications and Control Systems

Belskii A., Itsykson V.M. Automatic generation of software bug fixes based on analysis of software repositories ........................................................................................................................................... 35

System Analysis and Control

Kozlov V.N., Shashikhin V.N. Synthesis of decentralized robust stabilizing control for the systems with parametric perturbations ........................................................................................................ 49
Содержание

Информационные технологии

Ануфриенко А.Ю. Обработка данных конечными устройствами в системах Интернета вещей ................................................................. 7

Устройства и системы передачи, приёма и обработки сигналов

Кудряшева П.А., Давыденко А.С. Влияние пространственной обработки сигналов ГНСС на навигационно-временные определения .................................................................................................................. 14

Балашов Е.В. Нисходящее проектирование интегральных приёмных и передающих устройств: особенности и методика преподавания с использованием САПР Advanced Design System (ADS) .................................................................................................................. 24

Программное обеспечение вычислительных, телекоммуникационных и управляющих систем

Бельский А., Ицыксон В.М. Автоматическое формирование исправлений ошибок программного кода на основе анализа программных репозиториев ................................................................. 35

Системный анализ и управление

Козлов В.Н., Шашихин В.Н. Синтез декентральной стабилизирующего управления системами с параметрическими возмущениями ................................................................. 49
DATA PROCESSING BY END DEVICES IN IoT SYSTEMS

A.Yu. Anufrienko
National Research University Higher School of Economics,
Moscow, Russian Federation

This paper presents a correlation method for processing data on end devices and reducing the amount of data transmitted over the network. Instead of expensive and complex network devices, developers can use cheap and proven low-speed Internet of Things (ZigBee, NB IoT, BLE) solutions for data transfer. The novelty lies in one of the features of this approach: the use of components for analysis, rather than a complete copy of the signals, as well as processing directly on the sensor. The advantage of this approach allows you to reduce the number of operations and complexity of implementation, in contrast to other methods focused on the cloud computing paradigm. We provide results for correlation values and the number of logical elements (LE) when implemented on the FPGA, depending on the number of elements in the correlator. This allows to maintain a balance between the required calculation accuracy and spent hardware resources, as well as to simplify the end device.

Keywords: Internet of Things, industrial IoT, correlation, FPGA, matched filter, autocorrelation.


This is an open access article under the CC BY-NC 4.0 license (https://creativecommons.org/licenses/by-nc/4.0/).
Introduction

Data are generating by End devices in Internet of Things systems: mainly group of sensors, social media, and applications. This massive data generation results in “big data”, but not all kinds of data are valuable. Generally, the structure of IoT consists of five layers: Perception Layer, Network Layer, Middleware Layer, Application Layer, and Business Layer. Some of the Internet of Things architectures targeted to cloud computing at the center and a model of end-to-end interaction among various stakeholders in a cloud-centric IoT approach [1]. Cloud computing frees the enterprise and the end user from the specification of many details. This feature becomes a problem for latency-sensitive (industrial) applications, which require minimized delay. Fog computing extends the cloud computing paradigm to the edge of the network. The Fog vision was conceived to address applications and services that do not fit the paradigm of the Cloud well [3].

Typical architecture and components of IoT systems are presented in [1–4]. The systems include modules consisting of sensors, actuators and modems — devices that generate and transmit data. A number of sensors read and report the status of monitored objects. Industrial equipment may have thousands of points for data generation. The module may also have actuators for affecting the logical state of the tool. Modems transmit data to the next level — gate. The gate is usually a hardware component that interacts with a number of modules. The gate also interacts with a platform where the data are saved, processed and provided to end users. The platform (web-based platform) has a number of core components like storage systems, databases, AI and BI tools and an app engine support. So, one of specific devices in the system is the module because the quality of the final results and big data are depending on this device. Typical case for IoT system is transmitting data from modules to an IoT platform (cloud) as is, and deep processing with BI and AI tools.

The volume of generated data is often large, so its transfer to the cloud is limited by the network bandwidth. In industrial IoT applications 100 % of data should be analyzed, but not 100 % of the data should be saved. In addition, there are a lot of other applications (connected cars, smart city, assessments) when several groups of sensors are used in the tests or operations. In aviation, an aircraft engine can have as many as 250 sensors. A twin-engine aircraft on a 12-hour flight can produce up to 844 TB of data [5]. Widely used IoT wireless technologies have typical throughput of 10–250 kbps, and end devices may be autonomous (have an autonomous power supply) and low powered. In addition, there are not enough storage systems for terabytes and petabytes of raw data. This example demonstrates the complexity of using cloud-oriented approaches to analyze high-speed data streams.

The purpose of this paper is to review the existing data processing methods (cloud-edge) and research required computing resources and correlation efficiency depending on the complexity of data processing when processing on devices.

Clouds and endpoint architectures

One of the most commonly used approaches for IoT systems is the sampling rate adaptation [6–9]. A sampling rate is a rate at which a new sample is taken from a continuous signal provided by the sensor board. This rate can be adapted according to the input acquired from the monitoring area. If no significant change is noticed for a certain period of time, the sampling rate could be reduced for the upcoming period, and in contrast, if an event is detected, the sampling rate is increased. This sampling rate adaptation is based on event detection [7]. Data reduction approaches focus solely on reducing the number of transmissions while maintaining a fixed sampling rate [9]. The most popular of them all is the dual prediction scheme [10]. A prediction model capable of forecasting future values is trained and shared between the source and the destination, thus enabling the source sensor node to transmit only the samples that do not match the predicted value.
Another variation is a spatial-temporal correlation based approach for sampling and transmission rate adaptation in cluster-based sensor networks [11]. The correlation between sensor nodes and the new sampling rates of each sensor is calculated. This approach does not require any algorithm to be implemented on the sensor level, the only task performed by the sensors consists exclusively in sampling and transmission. All the work is done on the Cluster-Head (CH) level, where at the end of each round (duration predefined by the user) the CH runs an algorithm that finds the spatial correlation among the data reported by the sensors belonging to the same cluster. Then, it transmits to one of them its new sampling rate for the next round according to its level of correlation with other neighboring sensors in the cluster. The sampling rate scheduling follows a strict protocol that keeps the sampling rate of the sensors showing high correlation with a large number of nodes at an optimal maximum level [11].

In paper [12], the authors propose to capture such sensor data correlation changes to improve the performance of IoT (Internet of Things) equipment for anomaly detection. In a feature selection method, first cluster correlated sensors together to recognize the duplicated deployed sensors according to sensor data correlations, and monitor the data correlation changes in real time to select the sensors with correlation changes as the representative features for anomaly detection. Curve alignment and dynamic time warping (DTW) [13] are methods used for measuring similarity between two time series (data sequences). However, DTW methods do not assume a consistent time lag, and calculate an optimal matching between two given time series with certain restrictions to maximize a measure of their similarity [12]. But these methods involve working with big data at the cloud side.

There are two key issues:
1) Limited IoT network throughput and large amount of data.
2) Limited calculation resources near the sensors.

The general task for an IoT system is a reliable transmission of the data from the sensors to the platform for further analysis and visualization as Fig. 1a shows. As already mentioned, not all data should be transferred and stored for subsequent processing. For deep and precision analyzing, critical modes possess the utmost importance, especially at the assessment stage.

Fig. 1. Typical architecture of IoT systems (a) and simplified block diagram for a matched filter in a module and low rate data transmission to a cloud (b)
Design and results

To achieve the required results, we could use correlation methods. For many years, correlation methods have been applied in radar and sonar systems for range and position finding in which transmitted and reflected waveforms are compared. In robotic vision, they are used for remote sensing by satellite in which data from different images are compared. One of the applications of correlation is correlation detection implemented by the matched filter, which maximizes S/N ratio at its output. And output result of the matched filter is the autocorrelation at lag zero of input signal and its locally saved copy. But in IoT systems, we operate only with random signals, opposite to radar applications. The cross-correlation [14] between two digital sequences, each containing N data and normalized to the number of samples might be written as:

\[ r_{12}(j) = \frac{1}{N} \sum_{n=0}^{N-1} x_1(n) * x_2(n + j), \]  

where, the correlation should be calculated with lags. In case when sequence \( x_1(n) = x_2(n) \), the process is known as autocorrelation and can be written as:

\[ r_{11}(0) = \frac{1}{N} \sum_{n=0}^{N-1} x_1^2(n) = S, \]  

where \( S \) is normalized energy of signal.

The cross-correlation values computed according to the above equations depend on the absolute values of the data. But it is often necessary to measure cross-correlations in a fixed range \([-1; +1]\]. This can be achieved by normalizing the values by an amount depending on the energy content of the data. And the normalized expression for \( r_{12} \) becomes:

\[ \rho_{12}(j) = \frac{r_{12}(j)}{\left(\frac{1}{N} \sum_{n=0}^{N-1} x_1^2(n) \cdot \sum_{n=0}^{N-1} x_2^2(n)\right)^{1/2}}, \]  

where “+1” means complete coincidence (100 % correlation). Despite the fact that the result in the range \([-1; +1]\) is convenient for understanding and analysis, the computational complexity of the denominator (3) is high and requires relatively large computational resources, especially the division operation.

In this paper, we analyze required computing resources and correlation efficiency depending on the complexity of the filter. Matched filters are detecting signals by comparing (determining the correlation) a known signal or pattern with a received signal. So, the number of samples of a known signal (saved copy) defines the number of taps of the matched filter. On-sensor processing concept means a combination of sensor and processor functions in a single device (System-on-chip). The module consists of a sensor, an analog-to-digital converter (ADC) and a fast processor. There are several types of devices suitable for the prototyping tasks — microcontrollers (MCU), digital signal processors (DSP) and field programmable gate arrays (FPGA). Most microcontrollers have a built-in sensors and ADC, but the operation frequency of the MCU is limited. In parallel processing, when a matched filter stores a set of local signals, implementation on the DSP is not the optimal solution. FPGA devices are more optimal for fast parallel processing in case of a matched filter. Cyclone IV FPGA family [16] was used as a base for system prototyping. The models were implemented with MATLAB. FPGA implementation used Verilog HDL. As it was said earlier, Signal-to-Noise ratio at filter’s output depends on the quality of a stored copy of a signal. In a digital
system, it means a number of samples of one signal. And the number of samples defines the number of taps in the filter. We used triangular waveforms described by 4, 8, 12, 16, 20, 24, 28 and 32 samples in the experiment. Thus, eight 14-bit matched filters were implemented in the FPGA in accordance with the models made in MATLAB. The use of FPGA resources is analyzed only for multipliers and integrators, shown in Fig. 1b. The amount of logical resources required for the division and square root operations is constant. The results of modeling and implementation are shown in Fig. 2.

199 LEs, 63 registers are required for the 4-tap filter, and a correlation value of 0.91 is reached. And 2646 LEs, 477 registers are required for the 32-tap filter, and a correlation value of 0.948 is reached. In case we need to analyze 100 types of signals in a data stream, 19 900 LEs will be necessary in the first case and 264 600 LEs in the second. Of course, operation frequency will be lower in the second case. Fmax for Cyclone IV is equal to 133 MHz, and the presented method gives a delay of 2 clocks, which is unattainable for MCUs and DSPs, and with parallel processing on the FPGA the performance gain will be more significant. The cost of an FPGA device suitable for implementing 100 32-tap filters can be 10 times higher than that of a simple FPGA device. For ASIC implementation, the number of gates is also crucial.

Conclusion

The key results presented in the article are summarizing fast data processing based on correlation with orientation to FPGA/ASIC. Correlation processing allows to reduce the amount of data transmitting from a sensor to the cloud and to simplify the IoT network architecture. Sensor-based data processing has more advantages than the cloud computing approach, where less than 100 % of the data is required for transmission, storage, and analysis. The applications are especially important in industrial systems (industrial IoT). Due to the large number of multiplications and divisions, correlators require a large amount of hardware resources.

Simulation results show the effectiveness of event detection. The dependence of the required hardware resources of the FPGA on the correlation value increases non-linearly. As the number of taps increases, the performance of the system (Fmax) decreases, so it is important to maintain a balance between accuracy and resource consumption. However, instead of expensive and complex network devices (Fog, Edge, Cloud computing), engineers can use cheaper IoT solutions. In future designs, it is more promising to use SoC solutions that include sensors, ADCs, microcontrollers and logic cores.
REFERENCES


Received 03.04.2020.

СПИСОК ЛИТЕРАТУРЫ


Статья поступила в редакцию 03.04.2020.

THE AUTHOR / СВЕДЕНИЯ ОБ АВТОРЕ

Anufrienko Alexander Yu.
Ануфриенко Александр Юрьевич
E-mail: alexanuf@mail.ru

© Санкт-Петербургский политехнический университет Петра Великого, 2020
THE IMPACT OF GNSS SPATIAL SIGNAL PROCESSING ON POSITION AND TIME MEASUREMENTS

P.A. Kudriasheva, A.S. Davydenko
Peter the Great St. Petersburg Polytechnic University, St. Petersburg, Russian Federation

One of the main research directions in global navigational satellite systems is increasing the intentional interferences resistance of modern navigation receiving equipment. The most effective method is supposed to be the use of spatial filtering techniques on the basis of adaptive antenna arrays (AAA). However, antenna array can bring about additional errors in the navigation and make it impossible to use it for applications requiring accurate positioning and time synchronization. We experimentally compared navigation solutions obtained based on signals from a single antenna and from the output of AAA. The results showed that the use of AAA as the part of navigation receiver might delay 1 pps (pulse per second) signal arrival on the value proportional to the summarized group delay in the digital signal processing block of AAA. Experimental results also showed that AAA could bring error to positioning of the receiver. A few methods were outlined to decrease the influence of AAA on navigation solution.

Keywords: global navigation satellite system, adaptive antenna array, 1 pps-signal, positioning, navigation receiver.


This is an open access article under the CC BY-NC 4.0 license (https://creativecommons.org/licenses/by-nc/4.0/).
Introduction

Nowadays global navigation satellite systems (GNSS) find a wide range of applications in various fields of science and technology. GNSS allows determining position and speed of objects with high accuracy, to determine angular orientation and provide time synchronization of GNSS consumer equipment.

The main vulnerability of GNSS is caused by GNSS equipment susceptibility to intentional interference (jamming signals). One of the main research directions in GNSS is increasing the intentional interferences resistance of GNSS consumer equipment.

Reliable operation of GNSS receivers in the presence of jamming signals can be maintained by interference filtration techniques (time-frequency, polarization, spatial filtration), but the most effective and universal one is supposed to be spatial filtration on adaptive antenna arrays [1‒5]. Spatial filtration technique is based on processing signals received on spaced antenna elements.

An adaptive antenna array (AAA) is a set of antenna elements whose channels gain can be controlled in amplitude and phase, that feature allows to shape desired radiation pattern of the AAA. To suppress interference, it is necessary to generate zeros of the radiation pattern at the interference arrival directions.

AAA research usually evaluates interference suppression performance and little attention is given to the impact of AAA on signals of interest, particularly on GNSS signals. In practice, the use of weighting processing, non-identical frequency characteristics of receiving channels, the use of antenna elements with non-identical radiation patterns can lead to the formation of additional amplitude-phase shift at the AAA output signal [6‒8], the shift can introduce additional error in the solution of the navigation problem. Due to this additional error, the range of AAA applications as a part of navigation equipment (that requires high-precision positioning and/or accurate timing synchronization) can be reduced.

In papers [8‒12] the influence of AAA on the operation of a GNSS receiver is shown by estimation of intermediate parameters of GNSS signal processing: pseudo-ranges and code or carrier phase biases. These papers do not describe how pseudo-ranges or phase biases could affect positioning or time synchronization pulse generating. In addition, the final result depends on the type of AAA algorithm used. In [13] the measured time delay is achieved in a few decimeters. In [14] after estimating the offset, the receiver offset errors could be compensated either in the navigation processor or in the tracking loop of the GNSS receiver. The simulation demonstrated centimeter-level bias correction accuracy.

The navigation solution can be produced on the basis of code or phase measurements [8‒12], but in this work, we pay attention to code measurements.

The purpose of this research is to identify the impact of AAA on the navigation solution by comparing the accuracy of the navigation solution with and without using AAA. As the measure of AAA impact on navigation solution we used the deviation of coordinates in rectangular coordinate system relative to reference point and average time delay of synchronizing 1 pps pulses using AAA instead of a single antenna element for measurements.

Adaptive antenna array

Interference filtration by AAA is based on the principle of spatial selectivity. The main characteristic of AAA is the radiation pattern (RP) — dependence of the AAA gain on signal arrival direction. In order to suppress interference, it is necessary to shape the RP’s zeros in the direction of the interference arrival.
Fig. 1 shows the structural diagram of AAA with $N$ antenna elements. Interferences and signals of interest from satellites are received by antenna elements. Signals from each antenna element pass to the radionavigation receiving device, then analog-to-digital conversion (ADC) of the signals occurs, and the further processing is performed with digitized signals.

ADC-block forms $X(k) = [x_1(k) \ x_2(k) \ \ldots \ x_N(k)]^T$ samples of input signals for all AE, digitized input signals are further multiplied by complex-conjugated $W = [w_1, w_2, \ldots, w_N]$ weight coefficients and the obtained products are summed up. The sample of AAA output signal for the $k^{th}$ moment of time is calculated as follows:

$$Y(k) = W^H X(k) = \sum_{n=1}^{N} w_n^* x_n(k),$$

the superscript $H$ denotes Hermitian transpose, asterisk * denotes the complex conjugation.

Further, AAA weight coefficients are calculated on the basis of $X(k)$ and $Y(k)$ samples, AAA weights enable generating the AAA RP for interference suppression. There is a great variety of AAA algorithms based on following criteria: minimum mean square error, minimum output power, maximum SNR at the AAA output, etc. If navigation chips are used as GNSS consumer equipment, the AAA output signal is converted to analog form (DAC) (Fig. 1). The output signal of AAA is free of interference signals and used for calculation of navigation solution at the receiver.

**Experimental setup**

The purpose of the experiment is to determine AAA impact on navigation solution, evaluate the accuracy of the consumer’s position and the accuracy of the moment 1 pps signal arrives from navigation receiver. The structural scheme used for measurements is shown in Fig. 2.

The list of the equipment:
- navigation reception antenna L1 GPS/GLONASS Tallysman 33-7972-00-1500 (1 piece);
- navigation receivers: u-blox LEA-M8T (2 pieces) (accuracy of positioning – 2.5 m, accuracy of 1 pps-signals delivery $\leq$ 20 ns);
- a sample of a 4-element AAA for GNSS signals;
- a two-channel device for recording moments of 1 pps signals arrival from navigation receivers;
- PC with installed software for operation with navigation receivers and software to form 1 pps-signals records.

A mixture of real satellite signals with AWGN is received on two antenna modules. A single antenna represents the first antenna module and the second is the sample of AAA. AAA is capable of operating in...
the L1 frequency range of GNSS GPS and GLONASS. Signals from antenna modules are transmitted to inputs of corresponding navigation receivers, where the complete cycle of satellite signals processing is performed, as a result of which the solution of navigation task is evaluated, i.e. position and 1 pps-signal.

Both navigation receivers send NMEA messages to the PC via a serial port once per second and the PC writes them to a text file. Geographical coordinates (latitude, longitude, height) and their corresponding time are extracted from NMEA messages (GGA – Global positioning system fix data) and transformed into rectangular coordinates \((x, y, z)\). Receivers also output a 1 pps signal at 1 Hz. The time of arrival of 1 pps signals is recorded by a two-channel 1 pps-recorder. The 1 pps-recorder contains a 240 MHz reference clock. There is also a counter incrementing every cycle of the reference clock. The second counter fixes moments of 1 pps arrival from a navigation receiver. The second counter increments after 1 pps tag is received and fixes the value until the next 1 pps tag is received. Obtained values of the second counter are recorded into a separate text file with a rate of 2 kHz. Recording is performed simultaneously via two channels from identical navigation receivers. As a result, two-channel record is formed containing arrival moments of the 1 pps signal samples relatively reference 240 MHz clock. Thus, the 1 pps edge is measured with 4 ns precision.

**Experimental results**

The purpose of the experiment is to compare navigation solution obtained based on signals received at a single antenna element; the measuring device is in the stationary state during measurements.

Comparison of delay of 1 pps signals with AAA relative to 1 pps signals from single antenna is carried out at generation of 1 pps signal on the basis of GPS satellites constellation. The experiment involves comparing the delay of 1 pps without an intentional interference and in the presence of one. However, in the presence of the interference, the navigational receiver is not able to get solution. Therefore, the following sets of records were made to make comparison of the operation navigation receivers with antenna and AAA possible in the presence of interference:

1. All receivers are configured to receive GPS signals. Records are made without intentional interference.
2. The receiver with the single antenna operates on GLONASS signals, the receiver with AAA operated on GPS signals. Records are made without intentional interference.
3. The receiver with the single antenna operates on GLONASS signals, the receiver with AAA operates on GPS signals. Records are made in the presence of 1 MHz wideband interference in the GPS signal band.

Each record set contains: records of NMEA messages from each navigation receiver; a two-channel record 1 pps signals from receivers. Measurements are made under conditions of direct reception of satellite signals during 20 minutes, the rate of navigation solution output — 1 Hz.
All coordinates are measured relatively \((X_{ref}, Y_{ref}, Z_{ref})\) – the reference point measured with centimeter-accuracy by the Trimble R7 GNSS Receiver. Based on the obtained records sets, we transformed the geodesic coordinates to rectangular and constructed histograms of rectangular coordinates \((x, y, z)\) (Fig. 3–5). We also calculated sample mean and standard deviation of relative coordinates and tabulated the results (Table 1).

![Histograms of measured coordinates, both receivers operate on GPS, without interference](image1.png)

Fig. 3. Histograms of measured coordinates, both receivers operate on GPS, without interference

![Histograms of measured coordinates, receiver with single antenna operates on GLONASS, the other – on GPS, without interference](image2.png)

Fig. 4. Histograms of measured coordinates, receiver with single antenna operates on GLONASS, the other – on GPS, without interference
Fig. 5. Histograms of measured coordinates, receiver with single antenna operates on GLONASS, the other – on GPS, the presence of 1 MHz wideband interference for GPS.

<table>
<thead>
<tr>
<th>No. of the records set</th>
<th>Antenna module of receiver</th>
<th>Mean (X–X_ref), m</th>
<th>Mean (Y–Y_ref), m</th>
<th>Mean (Z–Z_ref), m</th>
<th>Std (X–X_ref), m</th>
<th>Std (Y–Y_ref), m</th>
<th>Std (Z–Z_ref), m</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Single antenna</td>
<td>−7.13</td>
<td>−4.38</td>
<td>−11.73</td>
<td>1.59</td>
<td>0.97</td>
<td>2.63</td>
</tr>
<tr>
<td></td>
<td>AAA</td>
<td>−4.39</td>
<td>−3.34</td>
<td>−10.09</td>
<td>0.79</td>
<td>0.84</td>
<td>1.88</td>
</tr>
<tr>
<td>2</td>
<td>Single antenna</td>
<td>−6.83</td>
<td>−4.44</td>
<td>−19.73</td>
<td>1.46</td>
<td>1.50</td>
<td>1.42</td>
</tr>
<tr>
<td></td>
<td>AAA</td>
<td>−7.38</td>
<td>−0.01</td>
<td>−12.36</td>
<td>0.88</td>
<td>0.76</td>
<td>1.62</td>
</tr>
<tr>
<td>3</td>
<td>Single antenna</td>
<td>−4.49</td>
<td>−4.87</td>
<td>−3.05</td>
<td>2.15</td>
<td>1.42</td>
<td>4.00</td>
</tr>
<tr>
<td></td>
<td>AAA</td>
<td>−9.26</td>
<td>−3.56</td>
<td>−28.76</td>
<td>2.34</td>
<td>0.72</td>
<td>4.83</td>
</tr>
</tbody>
</table>

We have estimated the delay of the 1 pps signals introduced by the AAA in relation to 1 pps signals generated from the receiver with the single antenna on the basis of two-channel 1 pps signal records. Estimated delays are summarized at Table 2 and are equivalent to the time delay introduced by the AAA.

Using the data from Table 2, we can estimate the delay $\delta_{\text{GPS}}$ introduced by the AAA generating a 1 pps signal on GPS signals in the presence of interference based on the estimate of the 1 pps signal delay for the third set of records (during the third recording, a single antenna receiver generates a 1 pps signal via the constellation GLONASS):

$$\delta = \Delta t_1 - \Delta t_2,$$
where $\Delta t_{1,2,3}$ – estimates of 1 pps signal delay for the first, the second or the third set of records (from Table 2) determined for AAA; $\delta$ – difference of 1 pps signal delays caused by operation on different GNSS; $\Delta t_{GPS}$ – the estimate of the 1 pps delay introduced by AAA signal using GPS constellation in the presence of intended interference. Table 3 contains AAA estimated delays for 1 pps signal without and with the interference effect. Without interference, the AAA sample introduces a delay of 22.2 μs. In the presence of wideband interference, the 1 pps signal is delayed by 22.145 μs.

Table 2

<table>
<thead>
<tr>
<th>Set of records</th>
<th>Initial conditions</th>
<th>Histogram with coordinates</th>
<th>Estimated AAA delay, μs</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>All receivers are configured to receive GPS signals. Records are made without intentional interference</td>
<td>Fig. 3</td>
<td>22.200</td>
</tr>
<tr>
<td>2</td>
<td>The receiver with the single antenna operates on GLONASS signals, the receiver with AAA operates on GPS signals. Records are made without intentional interference</td>
<td>Fig. 3</td>
<td>22.157</td>
</tr>
<tr>
<td>3</td>
<td>The receiver with the single antenna operates on GLONASS signals, the receiver with AAA operates on GPS signals. Records are made in the presence of 1 MHz wideband interference in the GPS signal band</td>
<td>Fig. 3</td>
<td>22.102</td>
</tr>
</tbody>
</table>

The delay introduced into the signal by AAA is supposed to be constant and can be attributed to the structure of analog and digital parts of AAA, i.e. signals received at AAA antenna elements are delayed within analog paths of RF-block. Fig. 6 shows a structure diagram of a digital signal processing block for one of the AAA channels. The main contribution to the delay of AAA signals (Table 3) is made by the group delays of digital filters used for signal resampling (down- and upsampling) and filters for correction of phase frequency characteristics of AAA receiving channels; the delay can also be formed by the AAA algorithm (the use of spatial-time processing additionally requires delay taps in each AAA channel).

Table 3

<table>
<thead>
<tr>
<th>Estimated AAA delay for GPS constellation, μs</th>
</tr>
</thead>
<tbody>
<tr>
<td>no interference</td>
</tr>
<tr>
<td>1 MHz wideband interference</td>
</tr>
</tbody>
</table>

Conclusion

By comparing the accuracy of the evaluated navigation solution without and with the use of AAA, we found that the AAA sample delays the output of the 1 pps signal by 22.2 μs in relation to the 1 pps signal from a single antenna element.

The results of coordinate measurements (Table 1) show that without interference the sample mean and standard deviation of the measured coordinates with the single antenna and the AAA slightly differ from each other. In the presence of wideband interference (record set 3), the standard deviation of the vertical
The coordinate component $\text{std}(Z - Z_{\text{on}})$ increases by a factor of 2 compared with measurements without the interference. Sample mean coordinate $\text{mean}(Z - Z_{\text{on}})$ with the single antenna is $-3.05$ m, and $\text{mean}(Z - Z_{\text{on}})$ with AAA is $-28.76$ m. In case of interference effect, the use of AAA made the displacement of the measured $Z$ coordinate, at the same time $\text{std}(Z - Z_{\text{on}})$ with single antenna and with AAA did not differ.

The results showed that the use of AAA as a part of GNSS receiving equipment made an impact on the navigation solution. The AAA influence on the time component can be compensated by the configuration of navigation receiver, the output 1 pps signal delays according to the measured delay value from Table 3. Influence of AAA on navigation parameters, such as, coordinates and speed, can be reduced only by reduction of AAA group delay or by taking into account AAA characteristics for navigation solution calculation.

REFERENCES

1. Tyapkin V.N., Garin Ye.N. Metody opredeleniya navigatsionnykh parametrov podvizhnykh sredstv s is-polzovaniem sputnikovoy radionavigatsionnoy sistemy GLONASS [Methods of determining navigation parameters of mobile means using the GLONASS satellite radio navigation system]. Krasnoyarsk: Sibirskiy Federalnyy Universitet Publ., 2012. (rus)


7. Sharfunova T.G., Tyapkin V.N., Dmitriyev D.D. Tochnost izmereniya navigatsionnykh parametrov v navigatsionnoy apparature potrebiteley sputnikovoy radionavigatsionnoy sistemy GLONASS, osnashchennoy...


Received 11.03.2020.

СПИСОК ЛИТЕРАТУРЫ


2. ГЛОНАСС. Принципы построения и функционирования / Под ред. А.И. Перова, В.Н. Харисова. Изд. 4-е, перераб. и доп. М.: Радиотехника, 2010.


Статья поступила в редакцию 11.03.2020.

THE AUTHORS / СВЕДЕНИЯ ОБ АВТОРАХ

Kudriasheva Polina A.
Кудряшева Полина Андреевна
E-mail: kudriasheva.pa@gmail.com

Davydenko Anton S.
Давыденко Антон Сергеевич
E-mail: ammodo@ya.ru

© Санкт-Петербургский политехнический университет Петра Великого, 2020
TOP-DOWN DESIGN OF INTEGRATED TRANSCEIVER: PECULIARITY AND TEACHING METHOD USING EDA ADVANCED DESIGN SYSTEM (ADS)

E.V. Balashov
Peter the Great St. Petersburg Polytechnic University, St. Petersburg, Russian Federation

Requirements for the degree of integration, cost, power consumption of transceivers are constantly increasing. In this regard, at present, transceivers are built based on integrated circuits. For the successful development of an integrated transceiver, it is necessary to use the principles of top-down design and end-to-end design, implemented in EDA. The article examines the features and methods of teaching students to develop integrated transceivers in accordance with the principle of the top-down design. The proposed teaching methodology allows students to learn how to use system and circuit modeling tools using EDA Advanced Design System (ADS) produced by Keysight as an example and to study a design flow that includes the following stages: system-level design, block-level design, schematic-level design and layout level design.

Keywords: receiver, transceiver, top-down design, EDA, ADS.


This is an open access article under the CC BY-NC 4.0 license (https://creativecommons.org/licenses/by-nc/4.0/).
Introduction

Modern digital communication systems are built using complex signal processing algorithms, and the complexity of systems increases as new modulation schemes, multiple access protocols and communication standards are introduced [1‒5]. Requirements for the integration degree, cost, power consumption and time to market for a transceiver are constantly increasing. In this regard, at present, transceivers are built using integrated circuits (IC). Integrated circuit includes not only functional units and transceiver blocks, but in some cases, transceivers are fully implemented in the form of an integrated circuit.

For the successful development of an integrated transceiver, it is necessary to use modern design principles and tools. This need arises from the fact that the transceivers of any modern digital communication system represent a set of software and hardware, which are developed in close connection with each other [6‒11]. Thus, the transceiver consists of a digital part and an analog part. The digital part performs digital signal processing using algorithms specified at the software or hardware level. The analog part implements analog signal processing, including the processing at high frequencies. For example, the requirements for the schematic and parameters of the transceiver blocks of the analog and high-frequency parts follow from the specification and the design features of the whole system. At the same time, in contrast to the design using discrete elements, the cost of an error in the IC transceiver design is high due to the impossibility of adjustments after the manufacture of the IC chip without redesigning and manufacturing the IC. In this regard, at present, the design of transceivers is carried out on the basis of the principle of top-down design [12] and the principle of end-to-end design flow implemented in electronic design automation (EDA), for example, Advanced Design System (ADS) from Keysight Technologies.

The principle of top-down design implies design with sequential simplification of the task by dividing it into several separate subtasks. Initially, the system is described at a high level, and then gradually divided into separate parts with more detailed description until the granularity is sufficient to implement the system at the level of schematic and IC layout, or until the granularity is sufficient for coding. Three levels of design are distinguished: design at the system level, design at the block diagram level, and design at the schematic diagram level. Each design level uses its own methods of modeling the system or device. A fourth design level — design at the chip layout level can be added to these three.

The end-to-end design flow implies the organization of teamwork on a project in a single development environment that supports various design and simulation tools with the transfer of the results of one design stage to the next. At the same time, changes made at any stage should be reflected in all parts of the project at once.

The developers of digital communication systems, transceivers and their individual parts for the successful solution of his task must have not only knowledge sufficient to solve a specific problem, but also an understanding of the entire design route of the transceiver and the place of the task they are solving specifically among other tasks solved by their colleagues.

In this regard, it seems expedient to train engineers and specialists in the field of design of transceivers on the basis of teaching methods involving the principles of top-down and end-to-end design flow. This
will not only create a holistic view of the students about the subject, but also teach them the principles of a modern approach to designing receivers and transmitters.

**Peculiarity of integrated transceiver design**

The signal processing of digital communication systems is realized using digital or analog signal processing based on hardware and software. The hardware can include the following main components responsible for the signal processing steps:
- digital signal processor (DSP);
- digital signal processing circuits;
- analog-to-digital and digital-to-analog converter;
- analog part of the transceiver;
- high-frequency part of the transceiver.

Various stages of signal processing can be implemented both in the digital and in the analog domain. For example, consider the implementation of a superheterodyne receiver in Fig. 1. The receiver front-end in Fig. 1 consists of band-select filter (BSF), the low-noise amplifier (LNA), mixer (Mixer 1), image-reject filter (IRF) and intermediate-frequency amplifier (IFA). The signal spectrum is first transferred to the intermediate frequency fIF by means of the mixer (Mixer 1), and then, by means of I/Q demodulator, the passband signal is demodulated.

The signal is demodulated in the analog domain using a quadrature demodulator based on two mixers, Mixer 2 and Mixer 3, and low-pass filters (LPF) (Fig. 1 a). Then the signal is amplified by baseband amplifier (BBA) and the analog-to-digital conversion is carried out by means of a digital-to-analog converter (ADC) and further signal processing is realized in the digital domain (DSP). In the second case (Fig. 1 b), signal demodulation is carried out using I/Q demodulator implemented in the digital domain and located after the analog-to-digital converter (ADC). It consists of the two multipliers and the FIR digital filters. Such a receiver is often called a Low-IF Receiver, or Digital IF Receiver.

At present, due to the rapid development of microelectronics, several trends are observed in the design of transceivers. Firstly, the development of integrated technologies, especially CMOS technology,
has made it possible to implement the system-on-a-chip (SoC) concept, when both digital, analog and high-frequency parts of the transceiver are integrated on a single chip. Thus, there is a trend towards combining different parts of the receiver on a single integrated circuit chip. Secondly, an increase in the clock frequency of digital circuits made it possible to implement digital signal processing at those frequencies at which previously processing was carried out only in the analog domain. Thirdly, the development of microwave microelectronics has made it possible to use new frequency ranges for data transmission, which were not previously used in consumer electronics. For example, in the frequency range up to 10 GHz, digital signal processing methods have become possible, and in the frequency range up to 100 GHz, personal local networks operate. Fourthly, sophisticated digital modulation schemes are now being used to increase the data rate through the performance of digital circuits.

The complexity of the structure of the transceivers makes it necessary to use special approaches, software tools and design routes in their development.

**Top-down design and software tools**

Top-down design refers to design that progressively simplifies a task by breaking it down into several distinct subtasks. At the beginning of the design, the basic requirements for a digital telecommunications system are formulated, for example, the probability of erroneous reception, frequency band, modulation type, etc. At this point, the structure of the telecommunications system as a whole and the implementation features are still unknown. For example, it is not known what part of signal processing will be implemented in the form of hardware, and what — in the form of software, it is not known what parameters low-noise amplifier should have, etc.

Therefore, initially the system is described at a high level, followed by step-by-step division into separate components with a more detailed description. This process continues until the granularity is enough to implement the system at the level of circuit schematic and integrated circuit layout, or until the granularity is sufficient for coding. This approach allows you to split the task into separate subtasks, the solution of which will ultimately comply with the expected result at the beginning of the system design.

Therefore, for example, a block diagram of the linear path of the receiver can be represented as a set of typical functional units — amplifiers, frequency converters, automatic gain control (AGC) devices, etc. Each typical unit can be represented by connecting several operational links — amplifier stage, frequency filter, etc.

Four levels of design are distinguished depending on the level of detail of the task [12]:
- System Level,
- Block Level,
- Circuit/Transistor Level,
- Layout Level.

Fig. 2 illustrates a flow chart of the top-down design and bottom-up verification process. At the design stage at the system level, based on the existing specification, the structure of the telecommunication system is developed, which makes it possible to implement the given specification. In this case, the description of the components of the system is carried out with a high level of abstraction, i.e. without considering the implementation features. For example, a transmitting-receiving device includes a low-noise amplifier, which at the design stage at the system level can be described by the mathematical operation of multiplying a signal by a constant.

After the structure of the system is defined, the design moves to the block diagram level. At this stage, the system is divided into an analog part and a digital part. The digital part consists of the digital signal processing algorithms that will be implemented at the hardware level and at the software level.

Further, the analog and digital parts of the system are also divided into component parts, sub-blocks. The description of the constituent parts is carried out already at the functional level, considering the implementation features. For example, a low-noise amplifier at this design level will be described by
a functional model that considers harmonic distortion and amplifier noise. However, the behavioral model will only describe the behavior of the amplifier and will not consider its implementation at the circuit level.

After the structure of the system and the parameters of the system blocks have been determined, design begins at the level of circuit schematic. Analog circuits are described as a netlist of IC elements, and digital circuits are described as a netlist of logical elements. For example, as a result of designing an integrated low-noise amplifier, the circuit schematic of the amplifier and the parameters of the circuit elements, the geometric dimensions of transistors, resistors, capacitors, etc. will be determined.

After the circuit schematics are developed, the design phase begins at the level of the chip layout. At this stage, the integrated circuit is represented by a set of polygons that characterize the layered structure of the integrated circuit. For example, as a result of designing an integrated low-noise amplifier, the arrangement of the circuit elements will be determined, and the conductors connecting the circuit elements will be drawn.

At any stage of the design, it may turn out that the requirements for the parameters of the device being developed cannot be met. In this case, it is necessary to return to a higher level of design and formulate realizable requirements.

The development of transceivers at the modern level involves computer-aided design using simulation of both individual blocks of the system and the entire system. Computer-aided design is made possible by simulating the characteristics of a device or system being developed. Since each design level assumes its own level of abstraction when describing the device being developed, the modeling principles should be different. There are several types of modeling tools:

- system modeling simulator;
- mixed-mode signal simulator;
- circuit simulator;
- electromagnetic simulator and extraction of parasitic parameters of the crystal layout.

System modeling tools are typically used for system-level modeling. This is based on methods of digital signal processing at the software level. These modeling tools differ, as a rule, in a large set of libraries with models of communication channels of transceivers and models of their sub-blocks, functional units and operational links.

Mixed-mode signal simulator are based on an approach that simulates the operation of complex digital circuits and digital signal processing implemented at the hardware level.

Fig. 2. Top-down design flow chart
Circuit simulator is used to simulate circuits at the transistor level, which allows you to obtain the most accurate characteristics of the device in development. But due to the complexity of the mathematical apparatus, the application of this approach to large circuits is limited.

Electromagnetic simulator and parasitic extraction tools enable the simulation of high frequency passive devices and IC interconnects.

However, the scope of the modeling tool can cover not one, but several levels of design due to the expansion of their functionality. For example, mixed-mode signal simulators can be used for system-level simulations, but the simulations are less convenient. The number of libraries with models of communication channels, transceivers and their components in digital-analog modeling environments is very limited today.

It is advisable to carry out all stages of IC development in one software environment, which makes it possible to implement the principle of end-to-end design. It implies organizing work on a project, transferring the results of one design stage to the next and reflecting changes in all parts of the project. Therefore, software developers strive to cover all stages of development in one software environment.

Historically, Advanced Design System (ADS) produced by Keysight EEsof EDA and AWR Design Environment produced by AWR Corporation are dedicated to MMIC and RF IC design, so the focus has been on frequency domain circuit simulation and electromagnetic analysis. To model the whole system, system simulation tools are used with functional models of analog devices and the launch of circuit simulation when using system modeling.

The Virtuoso Design Environment produced by Cadence Design Systems and Tanner produced by Mentor Graphics were originally focused on the development of digital, mixed signal, and analog ICs using silicon-based technology. The main modeling tools here are mixed-mode signal simulation and circuit analysis of ICs in the time domain. To analyze the parasitic effects of the IC layout, the method of extracting parasitic parameters is used, which allows taking into account the influence of the parasitic effects of the IC layout in circuits with a large number of active elements at relatively low frequencies. For system-level design, mixed-mode modeling tools with a limited set of libraries are available.

With the development of integrated electronic technologies and the integration of all elements of transceiver on a single chip, it becomes necessary to use a wider set of modeling tools, which forces developers to create software that can interact with competitors’ products. For example, Keysight Technologies releases the Goldengate software product, which integrates into the Virtuoso design environment from Cadence Design Systems and provides a development environment in which all functions are implemented.

After the layout of the chip has been developed, it is necessary that the system will meet the requirements. For this, bottom-up verification is used (Fig. 2). As part of the bottom-up verification, during a simulation, the parameters of the developed device are determined, and then the obtained parameters are used at the next higher stage of verification. For example, after electromagnetic analysis and during a simulation at the level of the circuit schematic of the low noise amplifier, the decoupling parameter between the output and the input can be determined. This parameter can be substituted into the functional model of the amplifier at the block level simulation. If the obtained result does not meet the specification, it is necessary to repeat the design.

**Teaching method in compliance with the top-down design methodology**

At Peter the Great St. Petersburg Polytechnic University (SPbPU), within the framework of the international educational master’s degree programs “Microelectronics of Telecommunication Systems”, students are trained in the transceiver design in accordance with the principle of the top-down design. In a number of courses, students study the principles of transceiver design methods for digital communication systems. Students begin to study the principles of constructing transceiver at the system level, then come to the block level. After that, the construction of blocks of transceivers at the transistor level is studied.
The training begins with an examination of the principles of constructing modulators and demodulators, block diagrams of receivers and transmitters. During the training, students have the opportunity to explore signal processing at various stages and carry out simulations using system simulation tools. So, when studying the design principles of transceivers at the system level, students study the principles of pulse code modulation and passband modulation and detection, block diagrams of modulators and demodulators, block diagrams of linear paths of transceivers, and have the ability to simulate their work using EDA Advanced Design System. At this stage, the functioning of both digital and analog and high-frequency parts of the transceiver is considered. Therefore, for example, in Fig. 3 shows a block diagram of the transceiver with NRZ pulse modulation, taken from a student’s laboratory work, and an eye diagram of the

Fig. 3. Block diagram (a) and eye diagram (b) of a communication system with NRZ pulse modulation
Fig. 4. Block diagram (a), spectrum of the signal at the input of the receiver (b) and the signal constellation (c) of the communication system with 4-QAM passband modulation.

Fig. 5. Block diagram of the receiver (a), gain (b) and noise figure (c) of the receiver.
signal at the input of the receiver. A block diagram of the transceiver with 4-QAM pulse modulation and the results of modeling the signal spectrum at the receiver input and the signal constellation at the detector input is shown in Fig. 4. In the course of laboratory work, students have the opportunity to investigate signals at various nodes of the circuit and obtain the dependence of the bit error probability on the noise power in the communication channel.

After studying system-level design, students move on to design at the block level. At this stage, students study electrical functional models and parameters of physically realizable units of transceivers, which take into account their noise and nonlinear properties. Students study the influence of the physically realizable block parameters on the characteristics of the entire system. So, for example, Fig. 5 shows a block diagram of the receiving device taken from a student’s laboratory work, during the simulation of which the student is introduced to such parameters as the noise figure, the 1 dB compression point.

Moving on to the circuit level, students start the implementation of the main units (amplifiers, mixers, reference oscillators) at the transistor level using PDK of manufacturing integrated circuits. So, for example, one of the student’s tasks is to design a low-noise amplifier and simulate its main parameters (Fig. 6) using circuit simulation.

Fig. 6. Schematic diagram of a low-noise amplifier (a) and simulation results, gain (b) and noise figure (c)
Such an approach in teaching students allows not only to create a holistic view of the subject and basic principles of functioning of transceivers, but also to introduce them to both the top-down design method and the design environment itself.

Conclusion

At the current stage of development of digital communication systems, transmitting and receiving devices are a combination of hardware and software. In their development, it is necessary to use the principles of top-down design and modern design tools. An engineer participating in the development of a transceiver must not only be able to solve his highly specialized task, but also understand the principles of the operation of the system as a whole in order to successfully interact with colleagues within the framework of a large project. In this regard, the use of the methodology for teaching students in accordance with the principles of the top-down design seems appropriate, since this allows not only to introduce the principles of design but also to use development tools. Advanced Design System produced by Keysight Technologies is a good choice of a software tool to study the transceiver top-down design. The EDA ADS provides an opportunity to cover whole design stages from system level design to layout level design and includes system, circuit and electromagnetic simulator to the digital signal processing algorithms, behavioral and circuit modeling. Thus, the students could study the end to end design, that gives them perceptual unit of such a complicated topic as the top-down design of transmitter and receiver.

Acknowledgment

The author would like to thank Keysight Technologies for the opportunity for the Peter the Great St. Petersburg Polytechnic University to take part in the Keysight EEsotf EDA University Education Program that makes it possible to teach students using modern professional EDA software tools.

REFERENCES


Received 30.04.2020.

СПИСОК ЛИТЕРАТУРЫ


Статья поступила в редакцию 30.04.2020.

THE AUTHOR / СВЕДЕНИЯ ОБ АВТОРЕ

Balashov Evgenii V.
Балаших Евгений Владимирович
E-mail: balashov_ev@mail.ru

© Санкт-Петербургский политехнический университет Петра Великого, 2020
AUTOMATIC GENERATION OF SOFTWARE BUG FIXES BASED ON ANALYSIS OF SOFTWARE REPOSITORIES

A. Belskii, V.M. Itsykson
Peter the Great St. Petersburg Polytechnic University, St. Petersburg, Russian Federation

This paper describes the method, which is developed by the authors to automated correction of software errors, which is based on the analysis of successful project fixes for the ABAP programming language available in open repositories. The method generates the candidates of patches based on predefined templates and ranks the results by the probability of successful application, which is determined by a probabilistic model using machine learning methods. The probabilistic model is formed by training on features, which are extracted from data from successful and unsuccessful patches of ABAP programs in open repositories. The developed method is tested on synthetic examples and real projects with errors in the ABAP language. As a result of the experiments, the method successfully generated some patches, which showed their efficiency. The results in accuracy and efficiency are comparable or superior to the results of experiments in similar works by other authors.

Keywords: Automated program repair, machine learning, Abstract Syntax Tree, logistic regression, gradient descent, ABAP.


This is an open access article under the CC BY-NC 4.0 license (https://creativecommons.org/licenses/by-nc/4.0/).
Introduction

In recent years the size of software has been constantly growing and the development cycle is shortening, which usually leads to a total decrease in the quality of software products. This is unacceptable in areas such as embedded systems in medicine, energy, engineering, the financial sector, and others, or even it can lead to significant material losses or danger to human life and health.

To overcome these problems, developers use various methods to improve the quality of software, like testing, verification, or the static analysis of software. However, all common methods of improving the quality of software have certain limitations and they cannot fully guarantee the quality of programs. For example, testing may detect errors in software, but it cannot guarantee that there are no errors in the tested software. In addition, there are entire classes of programs, such as parallel systems, whose behavior may be non-deterministic and whose testing is inefficient. Formal methods, such as deductive verification and static analysis, are still limited by the size of the analyzed programs and can only be applied to a narrow area of software projects.

Recently, software engineering has actively been conducting research in the field of analysis and application of the accumulated experience of millions of programmers in writing hundreds of thousands of software projects. This experience is recorded in software repositories (Version control systems, VCS) as a history of changes to projects and comments to commits, as well as in task and error management systems (issue tracking and bag tracking) as a history of changes to tasks and errors. There are a large number of methods that analyze the accumulated information and extract it from the knowledge, which is used in solving various problems of software engineering. These methods have proven themselves well in various areas of software engineering. Recently, these approaches have been applied in the field of detecting and correcting software errors, using not only the artifacts of analyzed software projects, but also the previously untapped potential of information, which is stored in hundreds of thousands of software repositories and allowing to reuse and generalize the experience of millions of developers.

This paper describes the results of the research in the field of automated error correction of software code based on the experience of analyzing successful fixes (patches) of many projects for the ABAP programming language [1], which is widely used in SAP software products.

The article is organized as follows: The first section contains a description of the task and a brief overview of the subject area. The second section illustrates the scheme and verbal description of the method, which is developed by the authors. The third section is devoted to the detailed description of the developed method and includes algorithms, a mathematical model, and the technologies and used methods. The fourth section shows the results of testing of the developed method and the analysis of the results. In conclusion, the results are summarized, the results are evaluated and plans for further research are formulated.

Related work

Nowadays, there are various technologies that allow for the automatic generation of bug fixes in programs (patches). The following methods can be the most representative of these technologies.

GenProg [2], relifix [3], Astor [4], and history-based program repair [5] methods, which are based on genetic programming technology. This class of methods is a method of stochastic problem solving, which
is based on the ideas of evolutionary genetics, which include the genotype (the genetic material of an individual) stored in memory, differential reproduction of these genotypes, and variations, which are created by processes, which are similar to the biological processes of mutation and crossover [6].

Methods SemFix [7], JFIX [8], CRSearcher [9], Qlose [10], Semantic program repair using a reference implementation [11], Static automated program repair for heap properties [12], Automated program repair with canonical constraints [13], which are based on the semantic approach. The main idea of these methods is to define a set of restrictions for an expression with an error by applying methods of symbolic program execution [14] and solving these restrictions by using various SMT solvers [15].

Methods R2Fix [16], Prophet [17], ELIXIR [18], Data-Guided Repair of Selection Statements [19], which are based on a class of machine learning methods [20]. The main idea of these methods is to build machine learning models [21], which is based on the source code of programs with errors and their corrections, as well as comments and other data from source code repositories such as GitHub and others. Then the trained model is used for classification tasks, for example, to solve problems of detecting errors in the source code of the program or determining suitable patches that are classified on the same parameters as the error.

The main disadvantage of methods, which are based on genetic programming technology, is the random selection of all possible patch variants without analyzing both the source code context with an error and similar patches. Also, methods, which are based on the semantic approach, already widely analyze the source code context with an error, but do not use the experience of similar patches to strengthen the algorithm for automatic patch generation. At the same time, methods, which are based on the class of machine learning methods, are the closest in implementation to the given task for the authors, since they analyze both the source code context with an error and similar patches.

Thus, the goal of this research is to develop a method to automatically generate bug fixes for software code based on the previously accumulated experience of creating patches. The method has to have an algorithm, which is based on machine learning methods and allows for the automatic generation of patches for various types of errors of the program code without using specifications and other means of automated code generation.

Overview

The main idea of the proposed method is to automatically generate patches for errors in ABAP programs by generating candidate patches based on predefined templates and ranking the results by the probability of successful application, which is determined based on a probabilistic model, which is obtained by using machine learning methods. In turn, the probabilistic model is formed by learning from the data of successful and unsuccessful patches of ABAP programs. The main idea of the method is presented in Fig. 1.

The method contains two main contours — “Machine learning model training” and “Patch generation and ranking”, which contain the following seven functional blocks.

Block 1 "Forming an abstract syntax tree". The abstract syntax tree (AST) [22] is based on the source code with an error and a patch. Two independent AST are formed by applying the recursive descent method [23] based on the text of the source code of the ABAP program containing the error and the correction of this error (patch). Further work on the analysis of the source code of the ABAP program is performed on the AST, which gives a more accurate data of the types of elements of the ABAP program (variables, constants, operators, etc.) and their relationships.

Block 2 "Determination of the features of a successful patch". The features of successful patches were formulated to train the probabilistic model, which are determined by analyzing the AST of the source code with an error and the AST of the source code of the patch, which is obtained in block 1. For example, if the program correction was formed by adding a check for an empty variable value before executing the division operator, this feature can be used as a feature of the successful patch and used for training the probabilistic model.
Block 3 "Model training". In this block, the machine learning model is trained based on the features of successful patches, which are obtained in block 2. As a result, the trained model can be used to predict the success rate of any ABAP patch.

Block 4 "Forming an abstract syntax tree from source code with an error". The source code of the ABAP program that needs to be automatically generated for a patch is used to generate the AST, similar to block 1.

Block 5 "Generating candidate patches based on templates". Data of all variables and constants based on the AST is extracted from the program with an error. Furthermore, the array of possible conditions is generated from the data of all variables and constants. Finally, patches are generated using templates based on the received array of variables/constants and the array of possible conditions.

Block 6 "Defining features of generated patches". The features of generated patches in block 5 are determined in the same way as successful patches in block 2 are.

Block 7 "Ranking of the generated patches based on the features of the trained model". The probability of a successful patch is determined for each generated patch based on the trained model, which is obtained in block 3 and the features of the generated patches, which are obtained in block 6. The resulting list of generated patches is sorted in descending order of the probability of a successful patch. Generated patches with the highest probability of successful patches are considered target patches.

Our approach

Let's look more detailed at the stages of the method and the nuances of implementing the methods and models, which are shown in Fig. 1.

Generating AST from source code

The program must be translated into a formalized view to perform the analysis that is suitable for further processing. In this paper, we use an abstract syntax tree. Since there is no official grammar for parser
generators (for example, for ANTLR) for the ABAP language, the authors developed a lightweight parser based on the recursive descent method. The actual formation of the AST from the source code is performed in blocks 1 and 4, which are shown in Fig. 1. The goal of it is to more accurately determine the types of objects and their relationships for further analysis of ABAP programs. The simplified algorithm for parsing ABAP programs is presented as pseudocode in Listing 1.

In line 1 of the algorithm, the input data is the array of \( str \in S \), which is the source code lines of the ABAP program. In lines 2-8, the array of lexemes \( L \) is generated for each string of \( str \) in the source code. In lines 9-13, the array of tokens \( t \in T \) is formed by defining the following data for each lexem \( l \) from the array of lexemes \( L \):

- the token type \( t_t \) (header, operator, brackets, number, variable, type), which is defined by assigning each token to a programming language object class;
- the error flag of the error token \( b_t \), is determined by fulfilling the condition: if the source code line \( str \) contained an error, then all tokens \( t \), which were related to tokens \( L \), will have the value true.

- In lines 14-20, the array of nodes AST \( P \) is formed from the token array \( T \). Each node \( p \in P \) is the following:

\[
(p_p,l_t,b) \in P,
\]

where \( p_p \) — a reference to the parent node \( p \in P \); \( l \) — a lexeme; \( t_t \) — a node type, which is determined from the token type \( t_t \); \( b \) — the error flag of the node is determined from the error flag of the error token \( b_t \).

The array of nodes AST \( P \) is formed using the recursive descent method, which consists of recursively traversing the entire array of tokens \( t \in T \) and building their relationships through references \( p_p \) according to the grammatical rules of the programming language ABAP, which is shown in Fig. 2.

```
1 Input: S
2 for str in S do {
3   for element in str do {
4     L(l) = element
5   }
6 }
7 for l in L do {
8   tl(l) = l
9   t(tl) = defClass(l)
10  t(b) = defBug(str)
11 }
12 for <l, t, b> in T do {
13   P(p_p) = defParent(P)
14   P(l) = l
15   P(t) = t_t
16   P(b) = b_t
17 }
```

Listing 1. AST generation algorithm
Defining patch features

Patch features are defined in blocks 2 and 6, which is shown in Fig. 1. The authors of the method formulated 15 patch features based on the results of many years of experience working with the ABAP programming language on real projects and creating thousands of bug fixes, as well as on the results of analyzing patches to ABAP programs from open source repositories, which are shown in Table 1. These features are extracted from the source code of ABAP programs with an error and a patch. Previously, to determine the features the method defines the differences between $P_{\text{bug}}$ AST source code with an error and $P_{\text{patch}}$ AST source code with a patch in the form of node indexes of the beginning of the difference $\text{idx}_{\text{start}}(P_{\text{patch}})$ and the end of the difference $\text{idx}_{\text{end}}(P_{\text{patch}})$. Also, a list of all patch variables $v \in V(P_{\text{patch}})$ is defined within $\text{idx}_{\text{start}}(P_{\text{patch}})$ and $\text{idx}_{\text{end}}(P_{\text{patch}})$.

Model training

Model training is performed in block 3 in Fig. 1. There are a number of models with their own advantages and disadvantages to solve classification problems with a teacher in machine learning. The authors of the method chose the logistic regression model [24], because with a small number of properties, this model shows better performance with similar accuracy than other machine learning methods, such as neural networks or the support vector machine. Moreover, the logistic regression model is more convenient to implement and adapt [25], and is also widely used in similar works by other authors.

The following matrix $m \times 15$ is used to train the model:

$$
\begin{array}{cccccccccccc}
F_{11} & F_{12} & F_{13} & F_{14} & F_{15} & F_{16} & F_{17} & F_{18} & F_{19} & F_{110} & F_{111} & F_{112} & F_{113} & F_{114} & F_{115} \\
F_{21} & F_{22} & F_{23} & F_{24} & F_{25} & F_{26} & F_{27} & F_{28} & F_{29} & F_{210} & F_{211} & F_{212} & F_{213} & F_{214} & F_{215} \\
\ldots & \ldots & \ldots & \ldots & \ldots & \ldots & \ldots & \ldots & \ldots & \ldots & \ldots & \ldots & \ldots & \ldots & \ldots \\
F_{m1} & F_{m2} & F_{m3} & F_{m4} & F_{m5} & F_{m6} & F_{m7} & F_{m8} & F_{m9} & F_{m10} & F_{m11} & F_{m12} & F_{m13} & F_{m14} & F_{m15}
\end{array}
$$

where $m$ — number of examples in the form of features $P_{\text{bug}}$ and $P_{\text{patch}}$ (see the section Defining patch features).
### Table 1

<table>
<thead>
<tr>
<th>Feature name</th>
<th>Algorithm for determining</th>
</tr>
</thead>
</table>
| **Type of error** $F_1$ | Determined manually, possible options:  
1. — division by 0.  
2. — using an empty pointer.  
3. — error in the conditional operator.  
4. — error in the loop condition |
| **Type of modification the patch** $F_2$ | 1. Adding a check. If the nodes in the tree $P_{\text{patch}}$ within $idx_{\text{start}}(P_{\text{patch}})$ and $idx_{\text{end}}(P_{\text{patch}})$, where $\exists l = \text{if}$, then $F_2 = 1$.  
2. The change of the if condition. If the nodes in the tree $P_{\text{patch}}$ within $idx_{\text{start}}(P_{\text{patch}})$ and $idx_{\text{end}}(P_{\text{patch}})$, where $\forall l \neq \text{if}$, but the tree nodes associated with them are $p \in P_{\text{patch}}$, where $\exists l = \text{if}$, then $F_2 = 2$.  
3. The change of the loop condition. If the nodes in the tree $P_{\text{patch}}$ within $idx_{\text{start}}(P_{\text{patch}})$ and $idx_{\text{end}}(P_{\text{patch}})$, where $\forall l \neq \text{loop}$, but the tree nodes associated with them are $p \in P_{\text{patch}}$, where $\exists l = \text{loop}$, then $F_2 = 3$.  
4. Otherwise $F_2 = 4$ |
| **Location of the patch modification** $F_3$ | The tree nodes with error $P_{\text{bug}}$ are defined by defining $idx_{\text{start}}(P_{\text{bug}})$ and $idx_{\text{end}}(P_{\text{bug}})$ of the tree nodes $P_{\text{bug}}$, where $\exists b = \text{true}$.  
Further, the place where the patch modification occurs is determined by the following rule based on the location data $idx_{\text{start}}(P_{\text{patch}})$ and $idx_{\text{end}}(P_{\text{patch}})$ of the tree nodes $P_{\text{patch}}$ and the location data $idx_{\text{start}}(P_{\text{bug}})$ and $idx_{\text{end}}(P_{\text{bug}})$ of the tree nodes $P_{\text{bug}}$:  
1. If $idx_{\text{start}}(P_{\text{bug}}) >= idx_{\text{start}}(P_{\text{patch}})$ and $idx_{\text{end}}(P_{\text{bug}}) >= idx_{\text{end}}(P_{\text{patch}})$, then $F_3 = 0$.  
2. If $idx_{\text{start}}(P_{\text{bug}}) < idx_{\text{start}}(P_{\text{patch}})$ and $idx_{\text{end}}(P_{\text{bug}}) >= idx_{\text{end}}(P_{\text{patch}})$, then $F_3 = 1$.  
3. Иначе $F_3 = 2$ |
| If operator is present at the error location $F_4$ | If the tree nodes $P_{\text{bug}}$, where $\exists b = \text{true}$ and $\exists l = \text{if}$, then $F_4 = 1$ else 0 |
| Loop operator is present at the error location $F_5$ | If the tree nodes $P_{\text{bug}}$, where $\exists b = \text{true}$ and $\exists l = \text{loop}$, then $F_5 = 1$ else 0 |
| /,*,+,- operators are present at the error location $F_6$ | If the tree nodes $P_{\text{bug}}$, where $\exists b = \text{true}$ and $\exists l = /,*,+,-$, then $F_6 = 1$ else 0 |
| Call operator is present at the error location $F_7$ | If the tree nodes $P_{\text{bug}}$, where $\exists b = \text{true}$ and $\exists l = =>$, then $F_7 = 1$ else 0 |
| Variable is present at the if operator at the patch $F_8$ | Defining the tree nodes $P_{\text{patch}}$ within $idx_{\text{start}}(P_{\text{patch}})$ and $idx_{\text{end}}(P_{\text{patch}})$, where $\exists l = \text{if}$.  
Further, if in the defined nodes $\exists l = \nu$, then $F_8 = 1$ else 0 |
| Variable is present at the loop operator at the patch $F_9$ | Defining the tree nodes $P_{\text{patch}}$ within $idx_{\text{start}}(P_{\text{patch}})$ and $idx_{\text{end}}(P_{\text{patch}})$, where $\exists l = \text{loop}$.  
Further, if in the defined nodes $\exists l = \nu$, then $F_9 = 1$ else 0 |
| Variable is present at the /,*,+,- operators at the patch $F_{10}$ | Defining the tree nodes $P_{\text{patch}}$ within $idx_{\text{start}}(P_{\text{patch}})$ and $idx_{\text{end}}(P_{\text{patch}})$, where $\exists l = /,*,+,-$.  
Further, if in the defined nodes $\exists l = \nu$, then $F_{10} = 1$ else 0 |
Variable is present at the call operator at the patch $F_{11}$

Defining the tree nodes $P_{patch}$ within $idx_{patch}(P_{patch})$ and $idx_{call}(P_{patch})$, where $\exists l = =>$. Further, if in the defined nodes $\exists l = v$, then $F_{11} = 1$ else 0.

Variable is present at the if operator the error location $F_{12}$

Defining the tree nodes $P_{bug}$, where $\exists b = true$, and $\exists l = if$. Further, if in the defined nodes $\exists l = v$, then $F_{12} = 1$ else 0.

Variable is present at the loop operator the error location $F_{9}$

Defining the tree nodes $P_{bug}$, where $\exists b = true$, and $\exists l = loop$. Further, if in the defined nodes $\exists l = v$, then $F_{9} = 1$ else 0.

Variable is present at the /,*,+,- operators the error location $F_{10}$

Defining the tree nodes $P_{bug}$, where $\exists b = true$, and $\exists l = /,*,+,-$. Further, if in the defined nodes $\exists l = v$, then $F_{10} = 1$ else 0.

Variable is present at the call operator the error location $F_{11}$

Defining the tree nodes $P_{bug}$, where $\exists b = true$, and $\exists l = =>$. Further, if in the defined nodes $\exists l = v$, then $F_{11} = 1$ else 0.

The training is performed for the logistic regression model:

$$\text{prediction} = \frac{1}{1 + e^{-\theta \cdot F}}.$$

The main idea of training a logistic regression model is to determine coefficients $\theta$ for features $F$ successful patches (see the section Defining patch features), which can then be used to build a forecast prediction for any generated patches ABAP programs based on their features. The coefficients $\theta$ are determined using the gradient descent method [26], according to which the following calculations are performed simultaneously:

$$\theta_0 = \theta_0 - \alpha \times \frac{1}{m} \left( \text{prediction} - y \right),$$

$$\theta_1 = \theta_1 - \alpha \times \frac{1}{m} \left( \text{prediction} - y \right) \times F_1 + \frac{\lambda}{m} \times \theta_1,$$

$$\cdots$$

$$\theta_{15} = \theta_{15} - \alpha \times \frac{1}{m} \left( \text{prediction} - y \right) \times F_{15} + \frac{\lambda}{m} \times \theta_{15},$$

where $y$ – the result of successful application $P_{patch}$ to $P_{bug}$ (it is set manually, 0 – unsuccessful patch, 1 – successful patch); $\alpha$ – the coefficient of speed of learning (it is set manually and is used to regulate the accuracy and speed of the determination process $\theta$); $\lambda$ – the regularization coefficient (it is set manually and used to reduce the likelihood of model overfitting).

When calculating the coefficients $\theta$ the cost function $J$ is also calculated, which should tend to zero at each iteration of the calculation and reflects the progress and correctness of the gradient descent method:

$$J = \frac{1}{m} \times \sum_{i=1}^{m} \left[ -y_i \times \log(\text{prediction}) - (1 - y_i) \times \log(1 - \text{prediction}) \right] + \frac{\lambda}{2 \times m} \sum_{j=2}^{15} \theta_j^2.$$
Generating candidate patches based on templates

The generation of patch candidates by templates is performed in block 5 in the method diagram in Fig. 1. The generation of patch candidates by predefined templates is performed from the source code objects of the ABAP program with an error. This algorithm is presented in Listing 2.

Line 2 defines the array of variables $V_{\text{fix}}$ of the tree nodes $P_{\text{fix}}$, which was obtained by forming AST (see the section Generating AST from source code) from the text of the program to automatically generate the patch for. The array of variables $V_{\text{fix}}$ is determined from $l$ of the tree nodes $p_{\text{fix}} \in P_{\text{fix}}$, where $\exists b = \text{true}$ and $\exists t_n = \text{Variable}$. In lines 3-14, the array of conditions $CND_{\text{fix}}$ is generated by executing the Cartesian product of the array of variables $V_{\text{fix}}$ and the array of degrees of comparison ($>$, $<$, $=$, $\neq$, is initial, is not initial). In lines 15-17, patch candidates $P_{\text{fixpatch}}$ are generated by adding a check (if statement) with the condition $cnd_{\text{fix}}$ from the array of conditions $CND_{\text{fix}}$ before the error location. In lines 15-18, patch candidates $P_{\text{fixpatch}}$ are generated by replacing a condition in the check statement (if) with $cnd_{\text{fix}}$ from the array of conditions $CND_{\text{fix}}$ in the error location. In lines 15-19, patch candidates $P_{\text{fixpatch}}$ are generated by changing the condition in the loop operator to $cnd_{\text{fix}}$ from the array of conditions $CND_{\text{fix}}$ in the error location.

Further, the features for the generated patch candidates $P_{\text{fixpatch}}$ are defined (see the section Defining patch features) and the application success rate is determined (see the section Ranking generated patches based on features and the trained logistic regression model).

Ranking generated patches based on features and the trained logistic regression model

The ranking of generated patches based on features and the trained logistic regression model is performed in block 7 in Fig. 1. The success rate $\text{prediction}_{\text{fixpatch}}$ is determined for each generated patch candidate $P_{\text{fixpatch}}$ (see the section Generating candidate patches based on templates) by applying the trained logistic regression model:

```
Listing 2. Algorithm for generating candidate patches based on templates

1 Input: $P_{\text{fix}}$
2 $V_{\text{fix}} = \text{defVariable}(P_{\text{fix}})$
3 for $v_{\text{fix}} \in V_{\text{fix}}$ do {
4     for $v_{\text{fix}} \in V_{\text{fix}}$ do {
5         $CND_{\text{fix}}(cnd_{\text{fix}}) = v_{\text{fix}}>v_{\text{fix}}$
6         $CND_{\text{fix}}(cnd_{\text{fix}}) = v_{\text{fix}}<v_{\text{fix}}$
7         $CND_{\text{fix}}(cnd_{\text{fix}}) = v_{\text{fix}}=v_{\text{fix}}$
8         $CND_{\text{fix}}(cnd_{\text{fix}}) = v_{\text{fix}}\neq v_{\text{fix}}$
9     }
10    $CND_{\text{fix}}(cnd_{\text{fix}}) = v_{\text{fix}}\text{ is initial}$
11    $CND_{\text{fix}}(cnd_{\text{fix}}) = v_{\text{fix}}\text{ is not initial}$
12 }
13 for $cnd_{\text{fix}} \in CND_{\text{fix}}$ do {
14     GeneratePatchAddIf ($cnd_{\text{fix}}$)
15     GeneratePatchEditIf ($cnd_{\text{fix}}$)
16     GeneratePatchEditCycle ($cnd_{\text{fix}}$)
17 }

```

where $\theta$ obtained in the process of training the logistic regression model (see the section Model training); $F_{\text{fixpatch}}$ obtained in the process of defining patch features for patch candidates $P_{\text{fixpatch}}$ (see the section Defining patch features).

Further, $P_{\text{fixpatch}}$ with the maximum value of $\text{prediction}_{\text{fixpatch}}$ is selected, which means that the candidate patches with the highest probability of application success are selected based on the analysis of existing patches.

Evaluation

The method was tested on 10 projects in the ABAP language with errors. Some of the examples were prepared by the authors in accordance with the required types of errors for evaluating the method's performance, while the other part — real projects. The test results are shown in table 2.

**The results of the test method**

<table>
<thead>
<tr>
<th>Name of the source code example</th>
<th>Type of error</th>
<th>Number of lines of source code</th>
<th>Number of candidate patches generated</th>
<th>Execution time, sec</th>
<th>The patch was successfully generated</th>
</tr>
</thead>
<tbody>
<tr>
<td>ABAPException.abap$^1$</td>
<td>Division by 0</td>
<td>34</td>
<td>300</td>
<td>66</td>
<td>Yes</td>
</tr>
<tr>
<td>mycalculator.abap$^2$</td>
<td>Division by 0</td>
<td>25</td>
<td>100</td>
<td>14</td>
<td>Yes</td>
</tr>
<tr>
<td>SubRoutines.abap$^3$</td>
<td>Division by 0</td>
<td>59</td>
<td>1200</td>
<td>836</td>
<td>Yes</td>
</tr>
<tr>
<td>AbapRep_usingclassHana.abap$^4$</td>
<td>Calling a function using an empty pointer</td>
<td>27</td>
<td>800</td>
<td>371</td>
<td>No</td>
</tr>
<tr>
<td>zma_dp_strategy.prog.abap$^5$</td>
<td>Calling a function using an empty pointer</td>
<td>33</td>
<td>700</td>
<td>285</td>
<td>Yes</td>
</tr>
<tr>
<td>zcl_pi_static.clas.abap$^6$</td>
<td>Calling a function using an empty pointer</td>
<td>46</td>
<td>100</td>
<td>12</td>
<td>Yes</td>
</tr>
<tr>
<td>TestCodeWithIfBug.abap$^7$</td>
<td>Error in the if operator</td>
<td>17</td>
<td>200</td>
<td>37</td>
<td>No</td>
</tr>
<tr>
<td>TestCodeWithIfBug2.abap$^8$</td>
<td>Error in the if operator</td>
<td>11</td>
<td>50</td>
<td>9</td>
<td>Да</td>
</tr>
<tr>
<td>TestCodeWithCycleBug.abap$^9$</td>
<td>Error in the loop operator</td>
<td>13</td>
<td>20</td>
<td>8</td>
<td>1</td>
</tr>
</tbody>
</table>

1. https://github.com/naveenkumarbaskaran/SAP_ABAP19Jan/blob/efc47953337bbbfbaeece506ee9a3c701bfa4f98/ABAPException.abap
7. https://github.com/ivangurin/abapPI/blob/5f30db0cc7a408a759ad833fc14f6e803b1b46bf/src/zcl_pi_static.clas.abap
8. https://github.com/AlekseiBelskii/AlexB/blob/master/TestCodeWithIfBug.abap
The first column shows the project name with an error and a link to Github source code repository. The second column shows the type of error that patches were generated for. The third column shows the number of lines of source code with an error. The fourth column contains the number of error correction candidate patches generated for each project. The number of candidate patches was formed in an amount, which was enough to get the expected result. The fifth column shows the time it took to generate candidate patches for each project with an error. The last column shows whether patches were successfully generated for each project with an error or not. Patch is considered successfully generated if the desired patch is found among all the generated patch candidates with the highest probability of success prediction_{fixpatch}.

The method was tested on a stand with the following characteristics: Intel Core i3-7100U 2.40 Ghz, 4.00 Gb RAM, Windows 10. As a result of the experiments, 6 patches were successfully found for 10 programs with an error of 1650 seconds, which indicates the reality of using machine learning methods for automatic patch generation, but at the same time, the obtained accuracy and the speed indicate the necessity for additional tests, better training of the logistic regression model, increasing the power of the test stand, as well as other improvements to the method. These improvements are expected to be developed and implemented in future works.

**Conclusion**

During the research, the method was developed to automatically generate bug fixes for ABAP programs based on the analysis of existing patches, which generates candidate patches for ABAP programs and ranks the results using machine learning methods. The obtained preliminary test results suggest that using machine learning methods to solve problems of automatic error correction in programs is a promising direction for software engineering. Directions for further development of the work:

- conducting deeper testing of the method on a wider set of real projects;
- extending the method to support new programming languages;
- extending the set of the extracted features and the list of error types to fix;
- use more complex machine learning models to improve the performance of the method.

**REFERENCES**


---


Received 10.03.2020.

СПИСОК ЛИТЕРАТУРЫ


Статья поступила в редакцию 10.03.2020.
THE AUTHORS / СВЕДЕНИЯ ОБ АВТОРАХ

Belskii Aleksei
Бельский Алексей
E-mail: belskii.alexey@gmail.com

Itsykson Vladimir M.
Ицыксон Владимир Михайлович
E-mail: vlad@icc.spbstu.ru

© Санкт-Петербургский политехнический университет Петра Великого, 2020
SYNTHESIS OF DECENTRALIZED ROBUST STABILIZING CONTROL FOR THE SYSTEMS WITH PARAMETRIC PERTURBATIONS

V.N. Kozlov, V.N. Shashikhin
Peter the Great St. Petersburg Polytechnic University, St. Petersburg, Russian Federation

The paper considers the problem of robust stabilization of large-scale systems with parametric perturbations within set number intervals. Design of systems with robust properties is among the most important problems of control theory. It allows to describe dynamics of the initial object by a mathematical model using a vector differential equation with interval coefficients. The paper states the problem of synthesis of stabilizing control with a pre-assigned degree of robust stability for closed systems. Scalar optimization function and Lyapunov–Razumikhin function were used to identify many stabilizing regulators. Parameters of robust control regulators are determined by the solutions of two Riccati equations: the first one corresponding to the nominal parameters of the object and the second — to variations of the object parameters. Sufficient conditions for robust stability of the closed system are obtained.

Keywords: robust control, large-scale systems, parametric perturbations, decentralized structure, Lyapunov–Razumikhin functions, pre-assigned degree of robust stability.

Citation: Kozlov V.N., Shashikhin V.N. Synthesis of decentralized robust stabilizing control for the systems with parametric perturbations. Computing, Telecommunications and Control, 2020, Vol. 13, No. 2, Pp. 49–60. DOI: 10.18721/JCSTCS.13205

This is an open access article under the CC BY-NC 4.0 license (https://creativecommons.org/licenses/by-nc/4.0/).
Introduction

The defining property of a systems with inexact parameters is the presence of boundaries of a set of initial states and a set of possible trajectories. The systems of this class are of interest not only because of the plentitude of new mathematical problems, but also due to widespread applications of the theory of control of large-scale dynamic systems for the management of both technical objects and economic processes [1–6].

The history of the problem of robustness of the basic dynamic characteristics with respect to various perturbations goes back to the studies of Russian scientists A.A. Andronov and L.S. Pontryagin. To date, a wide range of methods has been developed providing invariance of the characteristics of systems with respect to parametric perturbations based on a variational approach (introducing feedback concerning sensitivity functions), the introduction of a loop with an infinitely large gain, and organization of sliding modes. However, they provide stability only under insignificant variations in parameters.

Modern approaches are focused on ensuring robust stability and quality under significant parametric perturbations. In most cases, these approaches use the robust control synthesis based on solving interval matrix equations of Lyapunov, Sylvester, and Riccati [7, 8, 10–15], or the approaches based on the theory of dynamic games using the strategies of guaranteed result [9, 16].

This paper considers the solution to a robust stabilization problem for systems with parametric perturbations, which are described by interval values of the matrix elements. The author develops an approach to the formation of sufficient conditions for the stability of continuous systems and the synthesis of stabilizing controls with a given measure of robustness, based on using the scalar optimization function of the set and the Lyapunov–Razumikhin interval function [16, 17].

The technique of synthesis of control with robust properties with respect to parametric perturbations uses two-sided target inequalities that determine the requirements for the upper and lower boundaries of the degree of stability of a closed system.

Formulation of the problem

Consider a mathematical model of a large-scale object with parametric perturbations in a form of a system of differential equations with interval coefficients

\[
\dot{x} = \tilde{A}x + \tilde{B}u = (\tilde{A}_D + \tilde{A}_O)x + \tilde{B}u, \quad x(0) = x_0,
\]

where \(x \in \mathbb{R}^n\) is a vector of phase coordinates; \(u \in \mathbb{R}^m\) is a vector of control actions; \(\tilde{A} \in \mathbb{IR}^{n \times n}\) is an interval matrix of system parameters, \(\tilde{A} = (\tilde{a}_{ij})_{i,j=1}^n\), \(\tilde{a}_{ij} = [a_{ij}; a_{ij}] \in \mathbb{IR}\); \(\tilde{A}_D = \text{blockdiag} \{\tilde{A}_{ij}\}_{i,j=1}^N\) is a diagonal matrix with the blocks equal to the diagonal blocks of the matrix \(\tilde{A}\); \(\tilde{A}_O = \text{block} \{\tilde{A}_{ij}\}_{i,j=1}^N\) is a non-diagonal...
matrix, the blocks of which are non-diagonal blocks of the matrix $\tilde{A}$; $\tilde{B} \in \mathbb{R}^{m \times n}$ is a matrix of the control action transmission.

The requirements to the dynamic properties of the system are determined by a given degree of stability, which characterizes, on one hand, the location of the eigenvalues of the matrix of the closed system in the open left half-plane, and, on the other hand, the attenuation of some function characterizing the generalized distance from the integral curves of the system to the origin of the phase space coordinates. In this case, it is necessary to provide the required degree of stability in the presence of parametric perturbations.

The degree of stability of the interval system when changing the elements of the matrices $\tilde{A}$ and $\tilde{B}$ is defined by the interval number $\tilde{\alpha} = [\alpha; \bar{\alpha}]$.

The index of robust stability is understood as a number $e$

$$e = 0.5 \frac{\text{wid} \tilde{\alpha}}{\text{med} \tilde{\alpha}},$$

characterizing the relative change in the degree of stability of the interval system. Here $\text{wid} \tilde{\alpha}$ is the width and $\text{med} \tilde{\alpha}$ is the median of the interval number $\tilde{\alpha}$.

The synthesis of a stabilization system under conditions of parametric uncertainty consists in determining control in the form of feedback with respect to the state vector $u = U(x,t)$, which ensures the fulfillment of target conditions in the form of two-sided inequalities

$$M \|x_0\| \exp\left[-\tilde{\alpha}(t-t_0)\right] \leq \|x(t, t_0, x_0, A, B)\| \leq \bar{M} \|x_0\| \exp\left[-\alpha(t-t_0)\right],$$

determining the minimum and maximum rate of the phase coordinate decay in the transition mode for all possible variations of the parameters ($A \in \tilde{A}, B \in \tilde{B}$). Here $\exp\left[-\tilde{\alpha}(t-t_0)\right]$ is the interval function, which is a natural interval extension of the real function $\exp\left[-\alpha(t-t_0)\right]$.

$$\exp\left[-\tilde{\alpha}(t-t_0)\right] = \left[\exp\left[-\tilde{\alpha}(t-t_0)\right]; \exp\left[-\bar{\alpha}(t-t_0)\right]\right].$$

Introduce the interval Lyapunov function

$$\tilde{V}(x) = x^T \tilde{P} x = \left[x^T P x; x^T \bar{P} x\right],$$

which is a natural interval extension of the scalar Lyapunov function, and $\tilde{P} = \left[P; \bar{P}\right] \in \mathbb{R}^{n \times n}$ is a symmetric positive definite interval matrix (any $P \in \tilde{P}$ is a symmetric positive definite matrix). The Lyapunov function (3) allows reformulating the problem of ensuring dynamic stability (2) as the problem of determining control law with feedback that provides a given decay rate of the Lyapunov interval function on the trajectories of perturbed motion $\tilde{V}(x) \leq -2\tilde{\alpha} \tilde{V}(x)$,

$$\dot{\tilde{V}}(x) \leq -2\tilde{\alpha} \tilde{V}(x),$$

where $\tilde{\alpha} = [\alpha; \bar{\alpha}] \in \mathbb{R}$ is the lower and upper boundaries of the required degree of stability of the closed system; $\dot{\tilde{V}}(x)$ is the derivative of the Lyapunov interval function (3), calculated by virtue of system (1), closed by the regulator $u = U(x,t)$. 

51
Synthesis technique

The essence of the problem of the robust control synthesis lies in the non-uniqueness of the mapping given by the differentiation operator in the system of equations with an indefinitely set right-hand side. To each fixed point \((x, \theta)\) of the phase space and the number equal to the value of the positively defined function \(V(x, \theta)\) at this point, there is a corresponding set of values of the functional \(V(x)\) on the set of trajectories \(x_t\) coming to this point.

A condition for the effective application of the direct Lyapunov method to the problems of robust stability of the systems with interval coefficients is either the knowledge of the vortices \(\{x_t\}\), the segments of the solutions of the system of differential equations that come to this point and correspond to the equivalent initial conditions satisfying the relation \(\|x_t(t_0, x_0, A, B)\| \leq \epsilon\), or the possibility of constructing estimates based on using scalar optimization functions of the sets of specified vortices.

Using a centered representation of interval matrices \(\tilde{A}\) and \(\tilde{B}\), the system (1) is reduced to a form [16]

\[
\dot{x} = (A_0 + \delta\tilde{A})x + (B_0 + \delta\tilde{B})u, \quad x(0) = x_0,
\]

where \(A_0 = \text{med} \tilde{A} \in \mathbb{R}^{n \times n}\), \(B_0 = \text{med} \tilde{B} \in \mathbb{R}^{m \times n}\) are the matrices of median (nominal) values of the parameters of the studied system, whereas \(\delta\tilde{A} = [-\text{rad} \tilde{A}; +\text{rad} \tilde{A}] \in \mathbb{R}^{n \times n}\), \(\delta\tilde{B} = [-\text{rad} \tilde{B}; +\text{rad} \tilde{B}] \in \mathbb{R}^{m \times n}\) are interval matrices characterizing the parameter variations.

Denote by \(\mu(x(\theta))\) the vortex of integral lines with the vertex at the point \((x, \theta)\), which is the set of segments of integral lines of the system of differential equations of the perturbed motion (5), corresponding to the condition \(\mu(x(\theta)) = \left\{ x_t \left| V(x_t) \right| \leq r(L), \theta \geq T \right\}\).

Let us introduce a scalar optimization function \(R(x)\) of the set \(\mu(x(\theta))\), which establishes a correspondence between the set \(\mu(x(\theta))\) and the points of the number axis \(\mathbb{R}^1_+\).

\[
R(x) = \sup \left\{ \dot{V}(x) \left| x(t) \in \mu(x(\theta)) \right\} \right\}.
\]

Thus, the scalar optimization function \(R(x)\) is determined by the maximum value of the functional \(V(x)\) on a bounded set of integral curves, along which function \(\dot{V}(x)\) decreases [18].

The condition of exponential stability (4) of the system with parametric perturbations (5) at the scalar optimization function \(R(x)\) (6) has the form

\[
R(x) \leq -\alpha V(x)
\]

in the domain

\[
\Theta = \left\{ (t, x) \left| t \geq T \geq t_0 + l, \right\} \right\}
\]

\[
0 \leq V(x) \leq r(L) = \sup \left\{ V(x) \left| \|x\| \leq L \right\} \right\}.
\]

Let us construct for the function \(\tilde{V}(x)\) a centered form corresponding to the adopted mathematical model of the system with parametric perturbations

\[
\tilde{V}(x) = V_0 + \delta\tilde{V} = x^T P_0 x + x^T \delta\tilde{P} x = x^T (P_0 + \delta\tilde{P}) x,
\]
Then the condition of exponential stability (7) for system (5) is determined by the inequality

\[ R(x) = \sup \left\{ x^T \left[ \left( A_0 + \delta \tilde{A} \right)^T (P_0 + \delta \tilde{P}) \right] x + x^T \left( (P_0 + \delta \tilde{P})(A_0 + \delta \tilde{A}) \right) x + 2x^T (P_0 + \delta \tilde{P})(B_0 + \delta \tilde{B}) u \mid x \in \mu(x(0)) \right\} \leq -\left( \alpha_0 + \delta \tilde{\alpha} \right) x^T (P_0 + \delta \tilde{P}) x, \]

where \( \alpha_0 = \text{med} \tilde{\alpha} \in \mathbb{R}, \delta \tilde{\alpha} = [-1; +1] \text{ rad} \tilde{\alpha} \).

The set of all stabilizing controls that satisfy inequality (9) is described by the relation

\[
 u = \left\{ \frac{(B_0 + \delta \tilde{B})^T (P_0 + \delta \tilde{P}) x}{2 \left\| x^T (P_0 + \delta \tilde{P})(B_0 + \delta \tilde{B}) \right\|^2} \right\} \times \left[ x^T \left[ 2 \left( A_0 + \delta \tilde{A} \right)(P_0 + \delta \tilde{P}) \right] x + x^T \left[ (\alpha_0 + \delta \tilde{\alpha})(P_0 + \delta \tilde{P}) \right] x \right].
\]

In relation (10), the matrix \( P_0 \) satisfies the Riccati matrix equation

\[ A_{\text{oa}}^T P_0 + P_0 A_{\text{oa}} - P_0 F_0 P_0 + Q_0 = 0. \] (11)

Equation (11) corresponds to the nominal system, and the matrices have a form \( A_{\text{oa}} = A_0 + 0.5\alpha_0 I_n \), \( F_0 = 10B_0 \tilde{B}_0 + 2I_n \), \( Q_0 = 2A_0^T A_0 \).

The interval matrix \( \delta \tilde{P} \)

\[
\delta \tilde{P} = \{ \delta P \in \mathbb{R}^{n \times n} \mid \delta A_{\text{oa}}^T \delta P + \delta P \delta A_{\text{oa}} - \delta P D \delta P + G = 0,
\quad \delta A_{\text{oa}} \in \delta \tilde{A}_{\text{oa}}, \ D \in \tilde{D}, \ G \in \tilde{G} \}\]
defines the combined set of solutions of the Riccati interval matrix equation

$$\delta A_a^T \delta P + \delta P \delta A_a - \delta \tilde{P} \delta \tilde{P} + \tilde{G} = 0.$$  (12)

Here $$\delta A_a = \delta A + 0.5 \delta I_n = [-1; 1](\text{rad } \bar{A} + 0.5 \text{ rad } \bar{A}) \in \mathbb{R}^{n \times n},$$

$$\tilde{D} = (10 B_o B_o^T + 4 \delta B \delta B^T - 2 I_n) \in \mathbb{R}^{n \times n}, \quad \tilde{G} = (\delta A^T \delta A - 4 P \delta B \delta B^T P) \in \mathbb{R}^{n \times n}.$$  

Equation (12) corresponds to variations in the parameters of system (1).

The set of regulators providing robust stability of the interval system (5) with a given indicator $$e$$ is determined by the following expression

$$u(x) = -B_o^T (P_0 + \delta \tilde{P}) x = -(K_0 + \delta \tilde{K}) x,$$  (13a)

where $$K_0 = B_o^T P_0 \in \mathbb{R}^{n \times n}, \quad \delta \tilde{K} = B_o^T \delta \tilde{P} \in \mathbb{R}^{n \times n}$$ or

$$U(x) = \tilde{K} x = (\text{med } \tilde{K} \pm 0.5 \text{ wid } \tilde{K}) x,$$  (13b)

where $$\tilde{K} = -B_o^T \tilde{P}$$ is the matrix of interval feedback coefficients; $$\text{med } \tilde{K} = (\bar{K} + \bar{K}) / 2$$ is the median of the interval matrix $$\tilde{K},$$ setting nominal values of regulator parameters; $$\text{wid } \tilde{K} = (\bar{K} - \bar{K})$$ is the width of the matrix $$\tilde{K},$$ which determines the maximum margin of the parameters.

Control (13b) is with the matrix $$\tilde{P},$$ which is a combined set of solutions

$$\tilde{P} = \left\{ P \in \mathbb{R}^{n \times n} \right\} P (A + \alpha E_n) + (A + \alpha E_n)^T P - 2 P B B^T P = 0, A \in \bar{A}, B \in \bar{B}, \alpha \in \bar{\alpha}. \right\}$$  (14)

The matrix $$\tilde{P}$$ defined by expression (14) satisfies the Riccati interval matrix equation and can be found by the technique presented in [19],

$$\tilde{P} (\bar{A} + \bar{\alpha} E_n) + (\bar{A} + \bar{\alpha} E_n)^T \tilde{P} - 2 \tilde{P} \tilde{B} \tilde{B}^T \tilde{P} = 0.$$  (15)

Control (13b) provides robust stabilization of the system $$\dot{x} = (\bar{A} - \bar{B} \bar{K}) x$$ with a degree of stability $$\bar{\alpha}$$ belonging to the given interval $$\left[\alpha; \bar{\alpha}\right].$$

The robust regulator (13) has a centralized structure, which requires significant computational costs to determine its parameters due to the need of solving the Riccati interval equation of a sufficiently large dimension. Besides, the regulator is difficult to implement, since it requires information on the state of the entire system to form a control action.

The synthesis of decentralized robust control

To reduce the costs of design and implementation, we will seek a robust regulator in a class of decentralized structures

$$\tilde{K} = \left\{ K = \text{blockdiag}\{K_k\}_{k=1}^n \in \mathbb{R}^{n \times n} \right\} \left\{ \text{Re} \lambda_i(A - B K) < 0, i = 1, n, A \in \bar{A}, B \in \bar{B} \right\}. \right\}$$  (16)
To this end, using the idea of inverse optimization, we carry out a decomposition of the Riccati equation (15), presenting the matrix $\hat{A}$ as a sum of the block diagonal matrix $\hat{A}_D$ and the block non-diagonal matrix $\hat{A}_O$

$$
\tilde{P}
\left(
\hat{A}_D + \hat{\alpha}E_n
\right)
+ \left(
\hat{A}_D + \hat{\alpha}E_n
\right)^T
\tilde{P}
- 
2\tilde{P}\tilde{B}\tilde{B}^T\tilde{P} + \tilde{P}\tilde{A}_o + \tilde{A}_o^T\tilde{P} = 0.
$$

(17)

To satisfy structural constraints (16), we introduce into the Riccati equation (17) an additional term $\tilde{Q}_o$, the value of which is determined by the intensity of connections between the subsystems

$$
\tilde{Q}_o = -\left(\tilde{A}_o^T\tilde{P} + \tilde{P}\tilde{A}_o\right)
$$

(18)

Then it becomes possible to decompose equation (17) into $N$ equations, each of which corresponds to the $i^{th}$ subsystem included in the large-scale system (1)

$$
\tilde{P}_i
\left(
\hat{A}_i + \hat{\alpha}E_n
\right)
+ \left(
\hat{A}_i + \hat{\alpha}E_n
\right)^T
\tilde{P}_i
- 
2\tilde{P}_i\tilde{B}_i\tilde{B}_i^T\tilde{P}_i = 0, i = 1, N,
$$

(19)

whereas matrix $\tilde{P}$ acquires the desired diagonal structure $\tilde{P} = \text{blockdiag} \left\{\tilde{P}_i\right\}_{i=1}^N$. The block elements of the matrix $\tilde{Q}_o$ in relation (18) are determined by the following formula

$$
\tilde{Q}_o = \text{blockdiag} \left\{\tilde{Q}_{ij}\right\}_{i,j=1}^N = \begin{cases}
\tilde{Q}_i = 0, i = j \\
\tilde{Q}_{ij} = \sum_{i=1}^N \left(\tilde{P}_i\tilde{A}_{ij} + \tilde{A}_{ij}^T\tilde{P}_i\right), i \neq j
\end{cases}
$$

(20)

The matrix $\tilde{K}$ of feedback coefficients, due to the block diagonal structure of the matrices $\tilde{B}$ and $\tilde{P}$, is also a block diagonal matrix, and the decentralized robust regulator takes the form

$$
u_i(x_i) = \tilde{K}_{ii}x_i = -\tilde{B}_{ii}^T\tilde{P}_{ii}x_i, i = 1, N,
$$

(21)

where the interval matrix

$$
\tilde{P}_i = \left\{P_i \in {\mathbb R}^{n_{ii} \times n_{ii}} \left| P_i \left( A_{ii} + \alpha E_n \right) + \left( A_{ii} + \alpha E_n \right)^T P_i - 2P_iB_iB_i^T P_i = 0, A_{ii} \in \tilde{A}_{ii}, B_{ii} \in \tilde{B}_{ii}, \alpha \in \tilde{\alpha} \right. \right\}
$$

is a combined set of solutions of the Riccati interval equation (19).

Relation (21) defines the set of stabilizing regulators. Any regulator with the feedback coefficient $K_{ii} \in \tilde{K}_{ii}$ ensures stability of interconnected subsystems

$$
\dot{x}_i = \left( A_{ii} + \tilde{B}_{ii}\tilde{K}_{ii} \right)x_i + \sum_{j=1, j \neq i}^N \tilde{A}_{ij}x_j, i = 1, N
$$

(22a)
or stability of the large-scale system as a whole

\[
\dot{x} = (\tilde{A}_D + \tilde{B}\tilde{K})x + \tilde{A}_0x. \tag{22b}
\]

Also, as in the case of a centralized regulator, it is expedient to choose the feedback coefficient \(K_{ii}\) in the following way

\[
K_{ii} = \left(\text{med} \tilde{K}_{ii} \pm 0.5 \text{med} \tilde{K}_{ii}\right), i = 1, N, \tag{23}
\]

thereby determining the nominal parameters of the decentralized regulator

\[
K_{bi} = \text{med} \tilde{K}_{ii} = \left(\tilde{K}_{ii} + \tilde{K}_{ii}\right)/2 \quad \text{and the margin for their change}
\]

\[
\delta K_{ii} = \text{med} \tilde{K}_{ii} = \left(\tilde{K}_{ii} - \tilde{K}_{ii}\right).
\]

### Properties of the decentralized control

The decentralized control is built in a form of feedback on the phase vector taking into account the mutual influence of subsystems, and ensures the degree of stability of the closed-loop system within a given interval. The use of decentralized control makes it possible to reduce the synthesis costs due to the decomposition of the Riccati matrix equations, which are solved during the synthesis associated with subsystems whose dimensions are less than the dimension of the original large-scale system. The proof of the theorem on the properties of decentralized control is based on a scalar optimization function, which is an analogue of the derivative of the Lyapunov function for systems with parametric perturbations.

The properties of a large-scale system closed by a decentralized regulator are defined in the following theorem.

**Theorem.** Suppose that for each subsystem included in a large-scale system, the following conditions are fulfilled:

1) rank control criterion

\[
\text{rank } \tilde{D}_{ii} = n_i, \tilde{D}_{ii} = \begin{pmatrix} \tilde{B}_{ii} & \tilde{A}_{ii} \tilde{B}_{ii} & \cdots & \tilde{A}_{ii}^{(n_i-1)} \tilde{B}_{ii} \end{pmatrix}, \tag{24}
\]

2) existence of the inverse matrix for the test matrix of the form

\[
\tilde{W}_i = \left( (\tilde{A}_{ii} + \tilde{\alpha}E_{n_i}^T) \otimes E_{n_i} + E_{n_i} \otimes (\tilde{A}_{ii} + \tilde{\alpha}E_{n_i}) \right), \tag{25}
\]

where the rank of the test matrix equals \(n_i^2\).

Then the decentralized control (21), including the regulator of the form (23), ensures the stability of the system (22) for all variations of the parameters satisfying conditions (25) and (26), while the degree of stability of the closed system belongs to the interval \(\tilde{\alpha} = \left[\tilde{\alpha}; \tilde{\alpha}\right]\).

**Proof of the theorem.** The fulfillment of the conditions of the theorem guarantees the existence of an external interval solution \(\tilde{P}_{bii} = \left[ P_{bii}; \tilde{P}_{bii} \right] \) of the Riccati equation (19), which includes the combined set of solutions \(\tilde{P}_{ii} = \left[ P_{ii}; \tilde{P}_{ii} \right] \).

Then there exists an interval quadratic form

\[
\tilde{V}_i(x_i) = x_i^T \tilde{P}_{bii} x_i = \left[ x_i^T P_{bii} x_i ; x_i^T \tilde{P}_{bii} x_i \right], \tag{26}
\]

satisfying two-sided inequality.
Here the residual vector $\varepsilon$ in (28) and (29) is calculated by the formulas

$$\varepsilon_{\min} = \| \xi_{\min} \|_2, \quad \varepsilon_{\max} = \| \xi_{\max} \|_2, \quad \| \varepsilon \|_2 = \left( \sum_{i=1}^{n} |\xi_i|^2 \right)^{1/2},$$

$$|\xi| = \text{col} |\xi_1|, |\xi_2| = \max \left\{ |\xi_1|, |\xi_2| \right\}.$$

Therefore, the quadratic form (26) is a Lyapunov function of the interval type for system (1) with parametric perturbations. Let us calculate the total derivative of the Lyapunov interval function

$$\dot{V}(x) = \sum_{i=1}^{N} \dot{V}_i(x_i) = x^T \tilde{P}_B x, \quad \tilde{P}_B = \text{blockdiag} \{ \tilde{P}_{Bi} \}_{i=1}^{N}$$

due to the system, closed by the decentralized control (21)

$$\dot{V}(x) = 2x^T \tilde{P}_B \left( \tilde{A}_D - \tilde{B} \tilde{B}^T \tilde{P}_B + \tilde{A}_O \right) x \leq$$

$$\leq x^T \left( \tilde{P}_B \tilde{A}_D + \tilde{A}_D^T \tilde{P}_B - 2\tilde{P}_B \tilde{B} \tilde{B}^T \tilde{P}_B + \tilde{P}_B \tilde{A}_O + \tilde{A}_O^T \tilde{P}_B \right) x.$$ 

Matrices $\tilde{P}_{Bi}$ are solutions to the matrix Riccati equations (19), which are, in total, equivalent to equation (17) when choosing the matrix $\tilde{Q}_O$ in accordance with (20). Therefore, for the derivative of the Lyapunov function under consideration, the following inequality holds:

$$\dot{V}(x) \leq -2\tilde{\alpha} x^T \left( \tilde{P}_B + \tilde{Q}_O \right) x. \quad (30)$$

The relation (30) yields the fulfillment of the inequality

$$\tilde{V}(x_0) \exp \left[ -2\tilde{\alpha}(t-t_0) \right] \leq V(x) \leq \tilde{V}(x_0) \exp \left[ -2\alpha(t-t_0) \right], \quad (31)$$

which testifies to the exponential stability with respect to function $\tilde{V}(x)$. Using estimate (27), we replace $\tilde{V}(x_0)$ in the right-hand side of the last inequality with the larger quantity $\lambda_{\max} \left( \tilde{P}_{Bi} \right) \| x_0 \|^2$, and $\tilde{V}(x)$, with the smaller quantity $\lambda_{\min} \left( \tilde{P}_{Bi} \right) \| x \|^2$; then for solutions of system (22) with the synthesized decentralized regulator, there holds the estimate from above

$$\lambda_{\min} \left( \tilde{P}_{Bi} \right) \| x \|^2 \leq \tilde{V}(x) \leq \lambda_{\max} \left( \tilde{P}_{Bi} \right) \| x \|^2, \quad (27)$$

where $\lambda_{\min} \left( \tilde{P}_{Bi} \right)$ is the lower boundary of the minimum eigenvalue, while $\lambda_{\max} \left( \tilde{P}_{Bi} \right)$ is the upper boundary of the maximum eigenvalue of the interval matrix $\tilde{P}_{Bi}$, which are calculated by the formulas

$$\tilde{\lambda}_{\min} \left( \tilde{P}_{Bi} \right) = \left[ \lambda_{\min} \left\{ \text{med} \tilde{P}_{Bi} \right\} - \varepsilon_{\min}, \lambda_{\min} \left\{ \text{med} \tilde{P}_{Bi} \right\} + \varepsilon_{\min} \right], \quad (28)$$

$$\tilde{\lambda}_{\max} \left( \tilde{P}_{Bi} \right) = \left[ \lambda_{\max} \left\{ \text{med} \tilde{P}_{Bi} \right\} - \varepsilon_{\max}, \lambda_{\max} \left\{ \text{med} \tilde{P}_{Bi} \right\} + \varepsilon_{\max} \right]. \quad (29)$$
Similarly, replacing the quantity $\bar{V}(x_0)$ in the left-hand side of inequality (31) with the smaller quantity $\bar{V}_{\min}(\tilde{P}_{\min})\|x_0\|^2$, and $\tilde{V}(x)$, with the larger quantity $\bar{V}_{\max}(\tilde{P}_{\max})\|x\|^2$, we obtain the following estimate from below for the solution of the system

$$\bar{V}_{\min}(\tilde{P}_{\min})/\left(\bar{V}_{\max}(\tilde{P}_{\max})\right)^{1/2}\|x_0\|\exp\left[-\alpha(t-t_0)\right] \leq \|x(t,t_0,x_0,A,B)\|. \quad (33)$$

Inequalities (32) and (33) indicate the fulfillment of the target condition (2). The solutions of system (1) with any regulator from the family of interval regulators (21), including regulator (23), are exponentially stable. The obtained inequalities for the solutions of system (1), (22) are valid for all variations of the parameters satisfying the conditions of the theorem; therefore, the closed system has the property of robust stability with respect to parametric perturbations.

**Conclusion**

The considered technique for the synthesis of decentralized control of a large-scale system ensures the stability of perturbed motions in the conditions of the interval setting of subsystem parameters. The parameters of the stabilizing regulator are calculated using the solution of the Riccati interval matrix algebraic equation. The decomposition of the matrix equation, based on the ideas of inverse optimization, allows reducing the design costs using a decentralized structure of the regulator.

The proposed procedure for the synthesis of decentralized control provides stability of a large-scale system in comparison with other methods of decentralized control, taking into account the mutual influence of subsystems. The use of the interval model of the system ensures robust stability with respect to internal parametric disturbances, in contrast to control based on Hardy spaces ($H_2$, $H_\infty$ control methods). In comparison with the methods based on V.L. Kharitonov’s theorems, the considered method allows not only the synthesis of systems with interval parameters, but also the synthesis of systems with the required properties.

**REFERENCES**


2. Furtat I.B. Upravleniye elektroenergeticheskoy setyu s uchetom yeye topologii [Control of the electric power network, taking into account its topology]. *Mekhatronika, avtomatizatsiya, upravleniye [Mechatronics, Automation, Control]*, 2013, No. 4, Pp. 33–38. (rus)


Received 23.03.2020.

СПИСОК ЛИТЕРАТУРЫ

1. Левин В.И. Устойчивость решения оптимизационных задач в условиях неопределенности // Системы управления, связи и безопасности. 2015. № 4. С. 260–276.


© Санкт-Петербургский политехнический университет Петра Великого, 2020