An algorithm of minimizing of logical circuits obtained as a result of multilevel decomposition is considered. Algorithm based on circuit analysis, deployment of underdetermined elements in logical orders generated on logical element's inputs and finding elements with consistent logical orders, which can be connected. This brings removal of appropriate parts of circuit.